- 您现在的位置：买卖IC网 > PDF目录19950 > DS2433X-S/T&R (Maxim Integrated)IC EEPROM 4KBIT 6FCHIP PDF资料下载
参数资料
| 型号： | DS2433X-S/T&R |
| 厂商： | Maxim Integrated |
| 文件页数： | 16/23页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 4KBIT 6FCHIP |
| 标准包装： | 2,500 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 4K (256 x 16) |
| 接口： | 1 线 串行 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 6-XBGA，FCBGA |
| 供应商设备封装： | 6-覆晶（2.82x2.54） |
| 包装： | 带卷 (TR) |
DS2433
1-Wire SIGNALING
The DS2433 requires strict protocols to insure data integrity. The protocol consists of four types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1 and Read
Data. All these signals except Presence Pulse are initiated by the bus master. The DS2433 can
communicate at two different speeds, regular speed and Overdrive Speed. If not explicitly set into the
overdrive mode, the DS2433 will communicate at regular speed. While in Overdrive Mode the fast timing
applies to all wave forms.
The initialization sequence required to begin any communication with the DS2433 is shown in Figure 10.
A Reset Pulse followed by a Presence Pulse indicates the DS2433 is ready to send or receive data given
the correct ROM command and memory function command. The bus master transmits (Tx) a Reset Pulse
(t RSTL , minimum 480 ? s at regular speed, 48 ? s at Overdrive Speed). The bus master then releases the line
and goes into receive mode (Rx). The 1-Wire bus is pulled to a high state via the pullup resistor. After
detecting the rising edge on the data pin, the DS2433 waits (t PDH , 15-60 ? s at regular speed, 2-6 ? s at
Overdrive speed) and then transmits the Presence Pulse (t PDL , 60-240 ? s at regular speed, 8-24 ? s at
Overdrive Speed).
A Reset Pulse of 480 ? s or longer will exit the Overdrive Mode returning the device to regular speed. If
the DS2433 is in Overdrive Mode and the Reset Pulse is no longer than 80 ? s the device will remain in
Overdrive Mode.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 11. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2433 to the master
by triggering a delay circuit in the DS2433. During write time slots, the delay circuit determines when the
DS2433 will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay circuit
determines how long the DS2433 will hold the data line low overriding the 1 generated by the master. If
the data bit is a “1,” the device will leave the read data time slot unchanged.
16 of 23
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JWV-CY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| TACL106M006XTA | CAP TANT 10UF 6.3V 20% 0603 |
| R2S12-1515/P-R | CONV DC/DC 2W 15VIN 15VOUT SMD |
| VI-JWP-CY-B1 | CONVERTER MOD DC/DC 13.8V 50W |
| T86E336M025EAAL | CAP TANT 33UF 25V 20% 2917 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2433X-Z01 | 功能描述:IC EEPROM 4KBIT 6FCHIP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF) |
| DS2433Y | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4k-Bit 1-Wire EEPROM |
| DS2433Y-Z01 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:4K-Bit 1-Wire EEPROM |
| DS2433Y-Z01/T&R | 制造商:Maxim Integrated Products 功能描述:IC EEPROM 4KBIT 8SOIC |
| DS2433Y-Z01/T&R | 功能描述:IC EEPROM 4KBIT 8SOIC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:150 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:2.5 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-VFDFN 裸露焊盘 供应商设备封装:8-DFN（2x3） 包装:管件 产品目录页面:1445 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。