参数资料
| 型号： | DS3232SN#T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/19页 |
| 文件大小： | 0K |
| 描述： | IC RTC W/TCXO 20-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1,000 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，闰年，方波输出，TCXO/晶体 |
| 存储容量： | 236B |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.3 V ~ 5.5 V |
| 电压 - 电源，电池： | 2.3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 带卷 (TR) |
the slave address. Next follows a number of data
bytes. The slave returns an acknowledge bit after
each received byte. Data is transferred with the most
significant bit (MSB) first.
Data transfer from a slave transmitter to a master
receiver. The first byte (the slave address) is trans-
mitted by the master. The slave then returns an
acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The
master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last
received byte, a not acknowledge is returned.
The master device generates all the serial clock puls-
es and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated
START condition. Since a repeated START condition
is also the beginning of the next serial transfer, the
bus will not be released. Data is transferred with the
most significant bit (MSB) first.
Extremely Accurate I2C RTC with
Integrated Crystal and SRAM
...
A
XXXXXXXX
A
1101000
S
0
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
<R/W>
<WORD ADDRESS (n)>
<DATA (n)>
<DATA (n + 1)>
<DATA (n + X)
S - START
A - ACKNOWLEDGE (ACK)
P - STOP
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
MASTER TO SLAVE
SLAVE TO MASTER
<SLAVE
ADDRESS>
Figure 3. Data Write—Slave Receiver Mode
...
A
XXXXXXXX
A
1101000
S
1
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
S - START
A - ACKNOWLEDGE (ACK)
P - STOP
A - NOT ACKNOWLEDGE (NACK)
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK.
MASTER TO SLAVE
SLAVE TO MASTER
<R/W>
<DATA (n)>
<DATA (n + 1)>
<DATA (n + 2)>
<DATA (n + X)>
<SLAVE
ADDRESS>
Figure 4. Data Read—Slave Transmitter Mode
S - START
Sr - REPEATED START
A - ACKNOWLEDGE (ACK)
P - STOP
A - NOT ACKNOWLEDGE (NACK)
R/W - READ/WRITE OR DIRECTION BIT ADDRESS
<R/W>
<WORD ADDRESS (n)>
<SLAVE ADDRESS (n)>
<SLAVE
ADDRESS>
<R/W>
A
XXXXXXXX
A
1101000
SSr
0
A
1
DATA TRANSFERRED
(X + 1 BYTES + ACKNOWLEDGE)
NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK.
MASTER TO SLAVE
SLAVE TO MASTER
A
XXXXXXXX
A
XXXXXXXX
A
XXXXXXXX
A
P
<DATA (n)>
<DATA (n + 1)>
<DATA (n + 2)>
<DATA (n + X)>
...
Figure 5. Data Write/Read (Write Pointer, Then Read)—Slave Receive and Transmit
DS3232
Maxim Integrated
17
相关PDF资料 |
PDF描述 |
|---|---|
| DS3234S# | IC RTC W/TCXO 20-SOIC |
| DS32C35-33#T&R | IC RTC ACCURATE I2C 3.3V 20-SOIC |
| DS3911T+ | IC DAC 10BIT I2C QUAD 14TDFN |
| DS4000KI/WBGA | IC OSC TCXO 19.44MHZ 24-BGA |
| DS4026S+WCN | IC OSC TCXO 25MHZ 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3234 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM |
| DS3234_07 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM |
| DS3234_08 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM |
| DS3234_10 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Extremely Accurate SPI Bus RTC with Integrated Crystal and SRAM |
| DS3234_BREAKOUT_ | 制造商:MCM 功能描述:DS3234 BREAKOUT BOARD 制造商:PREMIER FARNELL 功能描述:DS3234 BREAKOUT BOARD |
发布紧急采购，3分钟左右您将得到回复。