- 您现在的位置：买卖IC网 > PDF目录9748 > DS32512N (Maxim Integrated Products)IC 12CH DS3/E3/STS1 LIU 484-BGA PDF资料下载
参数资料
| 型号： | DS32512N |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 48/130页 |
| 文件大小： | 0K |
| 描述： | IC 12CH DS3/E3/STS1 LIU 484-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 类型： | 线路接口装置（LIU） |
| 规程： | DS3 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 484-BGA |
| 供应商设备封装： | 484-BGA（23x23） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
DS32506/DS32508/DS32512
24 of 130
8. FUNCTIONAL DESCRIPTION
8.1 LIU Mode
Each port is independently configurable for DS3, E3 or STS-1 operation. When only the hardware interface is
enabled (IFSEL = 000 and HW = 1), the LMn[1:0] pins specify the LIU mode. When a microprocessor interface is
enabled (IFSEL
≠ 000) the PORT.CR2:LM[1:0] control bits specify the LIU mode.
8.2 Transmitter
8.2.1 Transmit Clock
If the jitter attenuator is not enabled in the transmit path, the signal on TCLK is the transmit line clock and must be
transmission quality (i.e.,
±20ppm frequency accuracy and low jitter). If the jitter attenuator is enabled in the
transmit path, the signal on TCLK can be jittery and/or periodically gapped, but must still have an average
frequency within
±20ppm of the nominal line rate. When enabled in the transmit path, the jitter attenuator generates
the transmit line clock. See Section 8.4 for more information about the jitter attenuator.
The polarity of TCLK can be inverted to support glueless interfacing to a variety of neighboring components.
Normally data is sampled on the TPOS/TDAT and TNEG pins on the rising edge of TCLK. To sample these pins on
8.2.1.1
Transmit Common Clock Mode
When the TCC pin is high, the transmit paths of all ports are clocked from TCLK1 and pins TCLKx (x
≠ 1) are
ignored. When the TCC pin is low, the PORT.CR2:TCC register bit specifies whether the transmit clock for port n
comes from TCLKn or TCLK1. In designs where the transmit paths of all ports can be clocked synchronously with
one another, common transmit clocking reduces wiring complexity between the LIU and the neighboring framer or
mapper component.
8.2.2 Framer Interface Format and the B3ZS/HDB3 Encoder
Data to be transmitted can be input in either bipolar or binary format.
8.2.2.1
Bipolar Interface Format
To select the bipolar interface format, pull the TBIN pin low and clear the PORT.CR2:TBIN configuration bit. In
bipolar format, the B3ZS/HDB3 encoder is disabled and the data to be transmitted is sampled on the TPOS and
TNEG pins. Positive-polarity pulses are indicated by TPOS = 1, while negative-polarity pulses are indicated by
TNEG = 1. If TPOS and TNEG are high at the same time the transmitter generates an AMI pulse that is the
opposite state of the pulse previously transmitted.
8.2.2.2
Binary Interface Format
To select the binary interface format, pull the TBIN pin high (all ports) or set the PORT.CR2:TBIN configuration bit
(per port). In binary format, the B3ZS/HBD3 encoder is enabled, and the NRZ data to be transmitted is sampled on
the TDAT pin. The TNEG pin is ignored in binary interface mode and should be wired low. In DS3 and STS-1
modes, B3ZS encoding is performed. In these modes, whenever three consecutive zeros are found in the transmit
data stream they are replaced with a B3ZS codeword. In E3 mode HDB3 encoding is performed. In this mode,
whenever four consecutive zeros are found in the transmit data stream they are replaced with an HDB3 codeword.
In all three modes, the B3ZS or HDB3 codeword is constructed such that the last bit is a BPV with the opposite
polarity of the most recently transmitted BPV.
8.2.3 Error Insertion
Bipolar violation (BPV) errors and excessive zeros (EXZ) errors can be inserted into the transmit data stream using
the transmit manual error insert (TMEI) logic (see Section 8.7.5). Configuration bit LINE.TCR:BPVI enables the
insertion of bipolar violations, while LINE.TCR:EXZI enables the insertion of excessive zero events. Note: BPV
errors and EXZ errors can only be inserted in the binary interface format.
If the transmitter is configured for binary interface format (Section 8.2.2.2) and BPVI = 1 then when the configured
manual error insert control goes from zero to one, the transmitter waits for the next occurrence of two consecutive
相关PDF资料 |
PDF描述 |
|---|---|
| MS3102E18-14S | CONN RCPT 2POS BOX MNT W/SCKT |
| DS32512N# | IC LIU DS3/E3/STS-1 484-BGA |
| MAX1228AEEP+T | IC ADC 12BIT 300KSPS 20-QSOP |
| VI-26W-IU-F4 | CONVERTER MOD DC/DC 5.5V 200W |
| DS32512+ | IC LIU DS3/E3/STS-1 484-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS32512N# | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512N+ | 功能描述:网络控制器与处理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512NA2 | 制造商:Maxim Integrated Products 功能描述:DS32512 X12 DS3/E3 LIU REVA2 IND - Rail/Tube |
| DS32512NW | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS32512W | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。