- 您现在的位置：买卖IC网 > PDF目录1994 > DS32C35-33#T&R (Maxim Integrated Products)IC RTC ACCURATE I2C 3.3V 20-SOIC PDF资料下载
参数资料
| 型号： | DS32C35-33#T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 7/22页 |
| 文件大小： | 0K |
| 描述： | IC RTC ACCURATE I2C 3.3V 20-SOIC |
| 产品变化通告： | Product Discontinuation 28/Nov/2011 |
| 标准包装： | 1,000 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，FRAM，闰年，方波输出，TCXO/晶体 |
| 存储容量： | 8KB |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 3.63 V |
| 电压 - 电源，电池： | 2.3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 带卷 (TR) |
DS32B35/DS32C35
Accurate I2C RTC with Integrated
TCXO/Crystal/FRAM
____________________________________________________________________
15
Status Register (0Fh)
Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit
indicates that the oscillator either is stopped or was
stopped for some period and may be used to judge the
validity of the timekeeping data. This bit is set to logic 1
any time that the oscillator stops. The following are
examples of conditions that can cause the OSF bit to
be set:
1) The first time power is applied.
2) The voltages present on both VCC and VBAT are
insufficient to support oscillation.
3) The EOSC bit is turned off in battery-backed mode.
4) External influences on the crystal (i.e., noise, leak-
age, etc.).
This bit remains at logic 1 until written to logic 0.
Bit 3: Enable 32kHz Output (EN32kHz). This bit con-
trols the status of the 32kHz pin. When set to logic 1,
the 32kHz pin is enabled and outputs a 32.768kHz
square-wave signal. When set to logic 0, the 32kHz pin
goes to a high-impedance state. The initial power-up
state of this bit is logic 1, and a 32.768kHz square-wave
signal appears at the 32kHz pin after a VCC is applied to
the device.
Bit 2: Busy (BSY). This bit indicates the device is busy
executing TCXO functions. It goes to logic 1 when the
conversion signal to the temperature sensor is asserted
and then is cleared when the device is in the 1-minute
idle state. When active, the BSY signal prevents the
CONV signal from aborting the execution of the TCXO
algorithm and starting a new execution of TCXO function.
Bit 1: Alarm 2 Flag (A2F). A logic 1 in the alarm 2 flag
bit indicates that the time matched the alarm 2 regis-
ters. If the A2IE bit is logic 1 and the INTCN bit is set to
logic 1, the INT/SQW pin is also asserted. A2F is
cleared when written to logic 0. This bit can only be
written to logic 0. Attempting to write to logic 1 leaves
the value unchanged.
Bit 0: Alarm 1 Flag (A1F). A logic 1 in the alarm 1 flag
bit indicates that the time matched the alarm 1 regis-
ters. If the A1IE bit is logic 1 and the INTCN bit is set to
logic 1, the INT/SQW pin is also asserted. A1F is
cleared when written to logic 0. This bit can only be
written to logic 0. Attempting to write to logic 1 leaves
the value unchanged.
Aging Offset Register (10h)
The Aging Offset register provides an 8-bit code to add
to the codes in the capacitance array registers. The
code is encoded in two’s complement. One LSB repre-
sents one small capacitor to be switched in or out of
the capacitance array at the crystal pins.
The change in ppm per LSB is different at different tem-
peratures. The frequency vs. temperature curve is dis-
torted by the values used in this register. At +23°C, one
LSB typically provides approximately 0.1ppm change
in frequency.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Sign
Data
Aging Offset (10h)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
OSF
0
EN32kHz
BSY
A2F
A1F
Status Register (0Fh)
相关PDF资料 |
PDF描述 |
|---|---|
| DS3911T+ | IC DAC 10BIT I2C QUAD 14TDFN |
| DS4000KI/WBGA | IC OSC TCXO 19.44MHZ 24-BGA |
| DS4026S+WCN | IC OSC TCXO 25MHZ 16-SOIC |
| DS4100HW+ | IC OSC CLOCK 100MHZ 10LCCC |
| DS4266P+ | IC OSC CLOCK 266MHZ 10-LCCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS32EL0124 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124_0807 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124_09 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124SQ | 制造商:NSC 制造商全称:National Semiconductor 功能描述:125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface |
| DS32EL0124SQ/NOPB | 功能描述:LVDS 接口集成电路 RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。