参数资料
型号: DS3988T+T&R
厂商: Maxim Integrated
文件页数: 4/23页
文件大小: 0K
描述: IC CCFL CNTRLR 8CH 48TQFP
标准包装: 2,000
类型: CCFL 控制器
频率: 40 ~ 80 kHz
电流 - 电源: 15mA
电源电压: 4.5 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
8-Channel Cold-Cathode
Fluorescent Lamp Controller
I 2 C AC ELECTRICAL CHARACTERISTICS (See Figure 9)
(V CC = +4.5V to +5.5V, timing referenced to V IL(MAX) and V IH(MIN) , T A = -40°C to +85°C.)
PARAMETER
SCL Clock Frequency
SYMBOL
f SCL
(Note 6)
CONDITIONS
MIN
0
TYP
MAX
400
UNITS
kHz
Bus Free Time Between Stop and
Start Conditions
t BUF
1.3
μs
Hold Time (Repeated) Start
Condition
Low Period of SCL
High Period of SCL
t HD:STA
t LOW
t HIGH
(Note 7)
0.6
1.3
0.6
μs
μs
μs
Data Hold Time
Data Setup Time
Start Setup Time
t HD:DAT
t SU:DAT
t SU:STA
0
100
0.6
0.9
μs
ns
μs
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Setup Time
SDA and SCL Capacitive
Loading
EEPROM Write Time
t R
t F
t SU:STO
C B
t W
(Note 8)
(Note 8)
(Note 8)
(Note 9)
20 +
0.1C B
20 +
0.1C B
0.6
20
300
300
400
30
ns
ns
μs
pF
ms
NONVOLATILE MEMORY CHARACTERISTICS
(V CC = +4.5V to +5.5V)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
EEPROM Write Cycles
+70°C (Note 10)
50,000
Cycles
Note 1: All voltages are referenced to ground, unless otherwise noted. Currents into the IC are positive, out of the IC negative.
Note 2: During fault conditions, the AC-coupled feedback values are allowed to be outside the Absolute Max Rating of the LCM or
OVD pin for up to 1 second.
Note 3: Voltage with respect to VDCB.
Note 4: This is the minimum pulse width guaranteed to generate an output burst, which will generate the DS3988’s minimum burst
duty cycle. This duty cycle may be greater than the duty cycle of the PSYNC input. Once the duty cycle of the PSYNC
input is greater than the DS3988’s minimum duty cycle, the output’s duty cycle will track the PSYNC’s duty cycle. Leaving
PSYNC low (0% duty cycle) disables the GAn and GBn outputs in DPWM Slave mode.
Note 5: This is the maximum lamp frequency duty cycle that will be generated at any of the GAn or GBn outputs.
Note 6: I 2 C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I 2 C stan-
dard-mode timing.
Note 7: After this period, the first clock pulse can be generated.
Note 8: CB—total capacitance allowed on one bus line in picofarads.
Note 9: EEPROM write time applies to all the EEPROM memory. EEPROM write begins after a stop condition occurs.
Note 10: Guaranteed by design.
4
_____________________________________________________________________
相关PDF资料
PDF描述
LQG15HSR12J02D INDUCTOR 120NH 150MA 0402
VY2472M49Y5US6UV7 CAP CER 4700PF 300V 20% RADIAL
TACL475M003RTA CAP TANT 4.7UF 3V 20% 0603
VE-24N-CW-F4 CONVERTER MOD DC/DC 18.5V 100W
VI-B6K-CY-S CONVERTER MOD DC/DC 40V 50W
相关代理商/技术参数
参数描述
DS3991 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Cost CCFL Controller
DS3991V 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Cost CCFL Controller
DS3991VC 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Cost CCFL Controller
DS3991VR 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Cost CCFL Controller
DS3991VRC 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Cost CCFL Controller