- 您现在的位置：买卖IC网 > PDF目录19295 > DSP56311VL150B1 (Freescale Semiconductor)IC DSP 24BIT 150MHZ 196-MAPBGA PDF资料下载
参数资料
| 型号： | DSP56311VL150B1 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 8/96页 |
| 文件大小： | 0K |
| 描述： | IC DSP 24BIT 150MHZ 196-MAPBGA |
| 标准包装： | 630 |
| 系列： | DSP56K/Symphony |
| 类型： | 定点 |
| 接口： | 主机接口，SSI，SCI |
| 时钟速率： | 150MHz |
| 非易失内存： | ROM（576 B） |
| 芯片上RAM： | 384kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.80V |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-LBGA |
| 供应商设备封装： | 196-MAPBGA（15x15） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
DSP56311 Technical Data, Rev. 8
1-12
Freescale Semiconductor
Signals/Connections
1.9 Enhanced Synchronous Serial Interface 1 (ESSI1)
STD0
PC5
Output
Input or Output
Ignored Input
Serial Transmit Data—Transmits data from the Serial Transmit Shift Register.
STD0 is an output when data is transmitted.
Port C 5—The default configuration following reset is GPIO input PC5. When
configured as PC5, signal direction is controlled through the Port C Direction
Register. The signal can be configured as an ESSI signal STD0 through the Port
C Control Register.
Notes:
1.
In the Stop state, the signal maintains the last state as follows:
If the last state is input, the signal is an ignored input.
If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated.
2.
The Wait processing state does not affect the signal state.
Table 1-13.
Enhanced Serial Synchronous Interface 1
Signal Name
Type
State During
Reset1,2
Signal Description
SC10
PD0
Input or Output
Ignored Input
Serial Control 0—For asynchronous mode, this signal is used for the receive
clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used
either for transmitter 1 output or for serial I/O flag 0.
Port D 0—The default configuration following reset is GPIO input PD0. When
configured as PD0, signal direction is controlled through the Port D Direction
Register. The signal can be configured as an ESSI signal SC10 through the Port
D Control Register.
SC11
PD1
Input/Output
Input or Output
Ignored Input
Serial Control 1—For asynchronous mode, this signal is the receiver frame
sync I/O. For synchronous mode, this signal is used either for Transmitter 2
output or for Serial I/O Flag 1.
Port D 1—The default configuration following reset is GPIO input PD1. When
configured as PD1, signal direction is controlled through the Port D Direction
Register. The signal can be configured as an ESSI signal SC11 through the Port
D Control Register.
SC12
PD2
Input/Output
Input or Output
Ignored Input
Serial Control Signal 2—The frame sync for both the transmitter and receiver
in synchronous mode and for the transmitter only in asynchronous mode. When
configured as an output, this signal is the internally generated frame sync signal.
When configured as an input, this signal receives an external frame sync signal
for the transmitter (and the receiver in synchronous operation).
Port D 2—The default configuration following reset is GPIO input PD2. When
configured as PD2, signal direction is controlled through the Port D Direction
Register. The signal can be configured as an ESSI signal SC12 through the Port
D Control Register.
Table 1-12.
Enhanced Synchronous Serial Interface 0 (Continued)
Signal Name
Type
State During
Reset1,2
Signal Description
相关PDF资料 |
PDF描述 |
|---|---|
| VE-24R-CW-F1 | CONVERTER MOD DC/DC 7.5V 100W |
| MC7815ECT | IC REG LDO 15V 1A TO-220 |
| VE-24P-CW-F4 | CONVERTER MOD DC/DC 13.8V 100W |
| MC7818ECT | IC REG LDO 18V 1A TO-220 |
| FMC15DRXN-S734 | CONN EDGECARD 30POS DIP .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSP56311VL150R2 | 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56311VL160 | 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56321 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:24-Bit Digital Signal Processor |
| DSP56321EVM | 功能描述:开发板和工具包 - 其他处理器 DSP56321EVM RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| DSP56321EVMUM | 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56321 EVM User＇s Manual |
发布紧急采购，3分钟左右您将得到回复。