- 您现在的位置：买卖IC网 > PDF目录1917 > DSP56321VF200R2 (Freescale Semiconductor)IC DSP 24BIT 200MHZ 196-BGA PDF资料下载
参数资料
| 型号： | DSP56321VF200R2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 60/84页 |
| 文件大小： | 0K |
| 描述： | IC DSP 24BIT 200MHZ 196-BGA |
| 标准包装： | 750 |
| 系列： | DSP56K/Symphony |
| 类型： | 定点 |
| 接口： | 主机接口，SSI，SCI |
| 时钟速率： | 200MHz |
| 非易失内存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.60V |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 196-FBGA |
| 供应商设备封装： | 196-MAPBGA（15x15） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页当前第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
Power Consumption Considerations
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
4-3
Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate
capacitance. This is especially critical in systems with higher capacitive loads that could create higher
transient currents in the VCC and GND circuits.
All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with
internal pull-up resistors (TRST, TMS, DE).
The following pins must be asserted during the power-up sequence: RESET and TRST. A stable EXTAL
signal should be supplied before deassertion of RESET. If the VCC reaches the required level before
EXTAL is stable or other “required RESET duration” conditions are met (see Table 2-7), the device
circuitry can be in an uninitialized state that may result in significant power consumption and heat-up.
Designs should minimize this condition to the shortest possible duration.
Ensure that during power-up, and throughout the DSP56321 operation, VCCQH is always higher or equal to
the VCCQL voltage level.
If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due
to synchronous operation of the devices.
The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the
last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors
should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up
resistors (such as an MPC8260), the recommended resistor value is 10 K
or less. If more than one DSP
must be connected in parallel to the other device, the pull-up resistor value requirement changes as
follows:
—2 DSPs = 5 K
(mask sets 0K91M and 1K91M)/7 K (mask set 0K93M) or less
—3 DSPs = 3 K
(mask sets 0K91M and 1K91M)/4 K (mask set 0K93M) or less
—4 DSPs = 2 K
(mask sets 0K91M and 1K91M)/3 K (mask set 0K93M) or less
—5 DSPs = 1.5 K
(mask sets 0K91M and 1K91M)/2 K (mask set 0K93M) or less
—6 DSPs = 1 K
(mask sets 0K91M and 1K91M)/1.5 K (mask set 0K93M) or less
Note:
Refer to EB610/D DSP56321/DSP56321T Power-Up Sequencing Guidelines for detailed information
about minimizing power consumption during startup.
4.3 Power Consumption Considerations
Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption
are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is
charging and discharging the capacitances of the pins and internal nodes.
Current consumption is described by this formula:
Equation 3:
Where:
C
=
node/pin capacitance
V
=
voltage swing
f
=
frequency of node/pin toggle
Example 4-1. Current Consumption
For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33
MHz), the current consumption is expressed in Equation 4.
IC
V
f
×
=
相关PDF资料 |
PDF描述 |
|---|---|
| DSP56852VFE | IC DSP 16BIT 120MHZ 81-MAPBGA |
| DSP56854FGE | IC DSP 16BIT 120MHZ 128-LQFP |
| DSP56855BUE | IC DSP 16BIT 120MHZ 100-LQFP |
| DSP56857BUE | IC DSP 16BIT 120MHZ 100-LQFP |
| DSP56858FVE | IC DSP 16BIT 120MHZ 144-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSP56321VF220 | 功能描述:数字信号处理器和控制器 - DSP, DSC 220Mhz/440MMACS 220Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56321VF240 | 功能描述:数字信号处理器和控制器 - DSP, DSC 240Mhz/480MMACS 240Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56321VF275 | 功能描述:数字信号处理器和控制器 - DSP, DSC 275Mhz/550MMACS 275Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56321VL200 | 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DSP56321VL200R2 | 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP PBFREE RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。