- 您现在的位置：买卖IC网 > PDF目录11461 > DSPIC30F2010T-30I/MM (Microchip Technology)IC DSPIC MCU/DSP 12K 28QFN PDF资料下载
参数资料
| 型号： | DSPIC30F2010T-30I/MM |
| 厂商： | Microchip Technology |
| 文件页数： | 6/49页 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 12K 28QFN |
| 产品培训模块： | Asynchronous Stimulus |
| 标准包装： | 1,600 |
| 系列： | dsPIC™ 30F |
| 核心处理器： | dsPIC |
| 芯体尺寸： | 16-位 |
| 速度： | 30 MIP |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | 高级欠压探测/复位，电机控制 PWM，QEI，POR，PWM，WDT |
| 输入/输出数： | 20 |
| 程序存储器容量： | 12KB（4K x 24） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 1K x 8 |
| RAM 容量： | 512 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.5 V ~ 5.5 V |
| 数据转换器： | A/D 6x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-VQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
dsPIC30F2010
DS70118J-page 14
2011 Microchip Technology Inc.
2.3
Divide Support
The dsPIC DSC devices feature a 16/16-bit signed
fractional divide operation, as well as 32/16-bit and 16/
16-bit signed and unsigned integer divide operations, in
the form of single instruction iterative divides. The
following instructions and data sizes are supported:
DIVF – 16/16 signed fractional divide
DIV.sd – 32/16 signed divide
DIV.ud – 32/16 unsigned divide
DIV.sw – 16/16 signed divide
DIV.uw – 16/16 unsigned divide
The 16/16 divides are similar to the 32/16 (same number
of iterations), but the dividend is either zero-extended or
sign-extended during the first iteration.
The divide instructions must be executed within a
REPEAT
loop. Any other form of execution (e.g., a
series of discrete divide instructions) will not function
correctly because the instruction flow depends on
RCOUNT. The divide instruction does not automatically
set up the RCOUNT value, and it must, therefore, be
explicitly and correctly specified in the REPEAT instruc-
tion, as shown in Table 2-2 (REPEAT will execute the
target instruction {operand value + 1} times). The
REPEAT
loop count must be set up for 18 iterations of
the DIV/DIVF instruction. Thus, a complete divide
operation requires 19 cycles.
2.4
DSP Engine
The DSP engine consists of a high-speed 17-bit x
17-bit multiplier, a barrel shifter, and a 40-bit adder/sub-
tracter (with two target accumulators, round and
saturation logic).
The DSP engine also has the capability to perform inher-
ent
accumulator-to-accumulator
operations,
which
require no additional data. These instructions are ADD,
SUB
, and NEG.
The DSP engine has various options selected through
various bits in the CPU Core Configuration Register
(CORCON), as listed below:
Fractional or integer DSP multiply (IF).
Signed or unsigned DSP multiply (US).
Conventional or convergent rounding (RND).
Automatic saturation on/off for ACCA (SATA).
Automatic saturation on/off for ACCB (SATB).
Automatic saturation on/off for writes to data
memory (SATDW).
Accumulator Saturation mode selection (ACC-
SAT).
A block diagram of the DSP engine is shown in
TABLE 2-2:
DIVIDE INSTRUCTIONS
Note:
The Divide flow is interruptible; however,
the user needs to save the context as
appropriate.
Note:
For CORCON layout, see Table 3-3.
TABLE 2-1:
DSP INSTRUCTION
SUMMARY
Instruction
Algebraic
Operation
ACC WB?
CLR
A = 0
Yes
ED
A = (x – y)2
No
EDAC
A = A + (x – y)2
No
MAC
A = A + (x y)
Yes
MAC
A = A + x2
No
MOVSAC
No change in A
Yes
MPY
A = x y
No
MPY.N
A = – x y
No
MSC
A = A – x y
Yes
Instruction
Function
DIVF
Signed fractional divide: Wm/Wn
→W0; Rem →W1
DIV.sd
Signed divide: (Wm + 1:Wm)/Wn
→W0; Rem →W1
DIV.ud
Unsigned divide: (Wm + 1:Wm)/Wn
→W0; Rem →W1
DIV.sw (
or DIV.s)
Signed divide: Wm/Wn
→W0; Rem →W1
DIV.uw (
or DIV.u)
Unsigned divide: Wm/Wn
→W0; Rem →W1
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2N1-IX | CONVERTER MOD DC/DC 12V 75W |
| VI-JWK-IY-B1 | CONVERTER MOD DC/DC 40V 50W |
| GRM2196P2A9R0DZ01D | CAP CER 9PF 100V P2H 0805 |
| VI-J3P-IW-S | CONVERTER MOD DC/DC 13.8V 100W |
| DSPIC30F2010T-20I/MM | IC DSPIC MCU/DSP 12K 28QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSPIC30F2011 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-Bit Digital Signal Controllers |
| DSPIC30F2011_06 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-Bit Digital Signal Controllers |
| DSPIC30F2011_08 | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:High-Performance, 16-bit Digital Signal Controllers |
| dsPIC30F2011-20E/ML | 功能描述:数字信号处理器和控制器 - DSP, DSC 28LD 20MIPS 12 KB RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| dsPIC30F2011-20E/P | 功能描述:数字信号处理器和控制器 - DSP, DSC 18LD 20MIPS 12 KB RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。