- 您现在的位置：买卖IC网 > PDF目录3827 > DSPIC30F2020-30I/SP (Microchip Technology)IC DSPIC MCU/DSP 12K 28DIP PDF资料下载
参数资料
| 型号： | DSPIC30F2020-30I/SP |
| 厂商： | Microchip Technology |
| 文件页数： | 10/66页 |
| 文件大小： | 0K |
| 描述： | IC DSPIC MCU/DSP 12K 28DIP |
| 产品培训模块： | Asynchronous Stimulus |
| 标准包装： | 15 |
| 系列： | dsPIC™ 30F |
| 核心处理器： | dsPIC |
| 芯体尺寸： | 16-位 |
| 速度： | 30 MIP |
| 连通性： | I²C，IrDA，LIN，SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 21 |
| 程序存储器容量： | 12KB（4K x 24） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 512 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-DIP（0.300"，7.62mm） |
| 包装： | 管件 |
| 产品目录页面： | 650 (CN2011-ZH PDF) |
| 配用： | DM300023-ND - KIT DEMO DSPICDEM SMPS BUCK DV164005-ND - KIT ICD2 SIMPLE SUIT W/USB CABLE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
dsPIC30F Flash Programming Specification
DS70102K-page 18
2010 Microchip Technology Inc.
5.7.2
PROGRAMMING METHODOLOGY
System operation Configuration bits are inherently
different than all other memory cells. Unlike code
memory,
data
EEPROM
and
code-protect
Configuration bits, the system operation bits cannot be
erased. If the chip is erased with the ERASEB
command, the system-operation bits retain their
previous value. Consequently, you should make no
assumption about the value of the system operation
bits. They should always be programmed to their
desired setting.
Configuration bits are programmed as a single word at
a time using the PROGC command. The PROGC
command specifies the configuration data and
Configuration register address. When Configuration
bits are programmed, any unimplemented bits must be
programmed with a ‘0’, and any reserved bits must be
programmed with a ‘1’.
Four PROGC commands are required to program all the
Configuration bits. Figure 5-5 illustrates the flowchart of
Configuration bit programming.
Note:
If the General Code Segment Code
Protect (GCP) bit is programmed to ‘0’,
code memory is code-protected and can-
not be read. Code memory must
be verified before enabling read protec-
tion. See Section 5.7.4 “Code-Protect
Configuration Bits” for more information
about code-protect Configuration bits.
5.7.3
PROGRAMMING VERIFICATION
Once the Configuration bits are programmed, the
contents of memory should be verified to ensure that
the programming was successful. Verification requires
the Configuration bits to be read back and compared
against the copy held in the programmer’s buffer. The
READD command reads back the programmed
Configuration
bits
and
verifies
whether
the
programming was successful.
Any unimplemented Configuration bits are read-only
and read as ‘0’.
5.7.4
CODE-PROTECT CONFIGURATION
BITS
The FBS, FSS and FGS Configuration registers are
special Configuration registers that control the size and
level of code protection for the Boot Segment, Secure
Segment and General Segment, respectively. For each
segment, two main forms of code protection are
provided. One form prevents code memory from being
written (write protection), while the other prevents code
memory from being read (read protection).
The BWRP, SWRP and GWRP bits control write
protection; and BSS<2:0>, SSS<2:0> and GSS<1:0>
bits control read protection. The Chip Erase ERASEB
command sets all the code protection bits to ‘1’, which
allows the device to be programmed.
When write protection is enabled, any programming
operation to code memory will fail. When read
protection is enabled, any read from code memory will
cause a ‘0x0’ to be read, regardless of the actual
contents of code memory. Since the programming
executive always verifies what it programs, attempting
to program code memory with read protection enabled
will also result in failure.
It is imperative that all code protection bits are ‘1’ while
the device is being programmed and verified. Only after
the device is programmed and verified should any of
the above bits be programmed to ‘0’ (see Section 5.7
In addition to code memory protection, parts of data
EEPROM and/or data RAM can be configured to be
accessible only by code resident in the Boot Segment
and/or Secure Segment. The sizes of these “reserved”
sections are user-configurable, using the EBS,
RBS<1:0>, ESS<1:0> and RSS<1:0> bits.
Note 1: All bits in the FBS, FSS and FGS
Configuration registers can only be
programmed to a value of ‘0’. ERASEB is
the only way to reprogram code-protect
bits from ON (‘0’) to OFF (‘1’).
2: If any of the code-protect bits in FBS,
FSS, or FGS are clear, the entire device
must be erased before it can be
reprogrammed.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC18F4515-I/PT | IC MCU FLASH 24KX16 44TQFP |
| PIC18F97J60-I/PT | IC PIC MCU FLASH 64KX16 100TQFP |
| PIC18F2525-I/SO | IC MCU FLASH 24KX16 28SOIC |
| PIC18F4431-I/PT | IC PIC MCU FLASH 8KX16 44TQFP |
| PIC24HJ128GP502-I/MM | IC PIC MCU FLASH 128K 28QFN-S |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DSPIC30F2020AT-20E | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers |
| DSPIC30F2020AT-20I | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers |
| DSPIC30F2020AT-30E | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers |
| DSPIC30F2020AT-30I | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers |
| DSPIC30F2020BT-20E | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:28/44-Pin High-Performance Switch Mode Power Supply Digital Signal Controllers |
发布紧急采购，3分钟左右您将得到回复。