- 您现在的位置：买卖IC网 > PDF目录16057 > EF-ISE-SYSTEM-NL (Xilinx Inc)SOFTWARE ISE SYS EDITION PDF资料下载
参数资料
| 型号： | EF-ISE-SYSTEM-NL |
| 厂商： | Xilinx Inc |
| 文件页数： | 19/50页 |
| 文件大小： | 0K |
| 描述： | SOFTWARE ISE SYS EDITION |
| 标准包装： | 1 |
| 系列： | ISE® 设计套件 |
| 类型： | 集成软件环境（ISE） |
| 适用于相关产品： | Xilinx FPGAs |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
ISE Design Suite 13.1
FPGA Editor
?
New Lock Layers toolbar button, which locks the current layer visibility settings for
all zoom levels.
iMPACT
?
New SPI/BPI programming support:
?
?
?
Numonyx P30 bottom boot is supported, in addition to top boot.
Winbond W25Q is supported up to 128Mb.
Winbond W25Q support for the CV revision has been added.
ChipScope Pro
?
ChipScope Pro HDL (VHDL and Verilog) Debug probe using PlanAhead and XST
Synthesis flow
?
?
Enable users to mark debug nets on HDL or XCF constraint file
When MARK_DEBUG attribute is used:
-
-
Nets are preserved (not optimized away)
Nets appear in the ChipScope view in the PlanAhead view so users can
assign to debug cores
?
ChipScope Pro HDL Debug probe using PlanAhead and Synplify Synthesis flow
?
?
Enable users to mark debug nets on HDL (VHDL and Verilog) or SDC
When MARK_DEBUG attribute is used:
-
-
Nets are preserved (not optimized away)
Nets appear in the ChipScope view in the PlanAhead view so users can
assign to debug cores
?
BERT for Virtex?-6 GTX and GTH available in PlanAhead and ChipScope Flow
?
Also added low- and mid-range line rate support for IBERT V6 GTH
?
Startup Trigger Mode
?
?
Using Project Navigator, Core Inserter, and Analyzer Tools
Using PlanAhead software and Analyzer Tools
?
BERT sweep test plot GUI
?
?
Built-in graphical viewer of IBERT sweep test results for Virtex?-6 GTX/GTH
FPGA transceivers
Standalone graphical viewer for offline analysis of IBERT sweep test results for
Virtex?-6 FPGA GTX/GTH, Spartan?-6 FPGA GTP, and Virtex?-5 FPGA GTX
transceivers
?
Tutorials:
?
?
PlanAhead Tutorial: Debugging with ChipScope Analysis
ChipScope IBERT: Basic IBERT design flow
ISE Simulator
?
?
Supports simulation of AXI BFM
Relaunch of simulation from the ISIM GUI
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.2)
19
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JVK-EZ-F4 | CONVERTER MOD DC/DC 40V 25W |
| ECE-V2AA220UP | CAP ALUM 22UF 100V 20% SMD |
| EF-ISE-EMBD-FL | SOFTWARE ISE EMBD |
| ECE-V1AA471P | CAP ALUM 470UF 10V 20% SMD |
| EF-ISE-DSP-NL | SOFTWARE ISE DSP EDITION |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EFJ02-001M | 制造商:Black Box Corporation 功能描述:TOSLINK TO MINI PLUG PATCH COR |
| EFJ04-001M | 制造商:Black Box Corporation 功能描述:PREMIUM GRADE DIGITAL OPTICAL CABLE 1 METER |
| EFJ10 | 制造商:Black Box Corporation 功能描述:TOSLINK to TOSLINK Coupler |
| EFJ1001-3PB8 | 功能描述:控制开关 EFJ1001-3PB8 RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格: |
| EFJ1002-2PB8 | 功能描述:控制开关 ENCL 2POLE 100AFUSED DISC SWITCH RoHS:否 制造商:Omron Industrial 控制类型:Emergency Stop 触点额定值:5 A at 125 VAC 触点形式:1 Form B (SPST-NC) 电压额定值: 电流额定值: 执行器:Pushbutton 照明:N 安装风格: |
发布紧急采购，3分钟左右您将得到回复。