- 您现在的位置：买卖IC网 > Datasheet目录411 > EK64904-01 (Peregrine Semiconductor)KIT EVAL FOR 64904 NO CABLES Datasheet资料下载
参数资料
| 型号： | EK64904-01 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 7/11页 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR 64904 NO CABLES |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 数字调谐式电容器 |
| 频率： | 100MHz ~ 3GHz |
| 适用于相关产品： | PE64904 |
| 已供物品： | 板 |
| 其它名称： | EK64904-1 EK64904-1-ND |
PE64904
Product Specification
Serial Interface Operation and Sharing
The PE64904 is controlled by a three wire SPI-
compatible interface. As shown in Figure 16 , the serial
master initiates the start of a telegram by driving the
SEN (Serial Enable) line high. Each bit of the 8-bit
telegram is clocked in on the rising edge of the SCL
(Serial Clock) line. SDA bits are clocked by most
significant bit (MSB) first, as shown in Table 5 and
Figure 16 . Transactions on SDA (Serial Data) are
allowed on the falling edge of SCL. The DTC activates
the data on the falling edge of SEN. The DTC does not
count how many bits are clocked and only maintains
the last 8 bits it received.
More than 1 DTC can be controlled by one interface by
utilizing a dedicated enable (SEN) line for each DTC.
SDA, SCL, and V DD lines may be shared as shown in
Figure 17 . Dedicated SEN lines act as a chip select such
that each DTC will only respond to serial transactions
intended for them. This makes each DTC change states
sequentially as they are programmed.
Alternatively, a dedicated SDA line with common SEN
can be used. This allows all DTCs to change states
simultaneously, but requires all DTCs to be programmed
even if the state is not changed.
Figure 16. Serial Interface Timing Diagram (oscilloscope view)
t EPW
t ESU
t DSU t DHD
t R
t F
1/f CLK
t EHD
SEN
SCL
SDA
b0
b7
b6
b5
b4
b3
b2
b1
b0
DTC Data
D m-2 <7:0>
D m-1 <7:0>
D m <7:0>
Table 5. Register Map
Figure 17. Recommended Bus sharing
b7
0
b6
0
b5
STB
1
b4
d4
b3
d3
b2
d2
b1
d1
b0
d0
V DD
V DD
DTC 1
RF+
MSB
(first in)
Note 1: The DTC is active when low (set to 0) and in
low-current stand-by mode when high (set to 1)
LSB
(last in)
SDA
SCL
SDA
SCL
SEN1
SEN
Table 6. Serial Interface Timing Characteristics
V DD = 2.6V, -40°C < T A < +85°C, unless otherwise specified
SEN2
DGND
RF-
GND
Symbol
Parameter
Min
Max
Units
f CLK
t R
t F
t ESU
t EHD
Serial Clock Frequency
SCL, SDA, SEN Rise Time
SCL, SDA, SEN Fall Time
SEN rising edge to SCL rising
edge
SCL rising edge to SEN falling
edge
19.2
19.2
26
6.5
6.5
MHz
ns
ns
ns
ns
V DD
SDA
SCL
SEN
DTC 2
RF+
t DSU
t DHD
t EOW
SDA valid to SCL rising edge
SDA valid after SCL rising edge
SEN falling edge to SEN rising
edge
13.2
13.2
38.4
ns
ns
ns
DGND
RF-
GND
Document No. 70-0325-06 │ www.psemi.com
?2011-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 7 of 11
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| EK64905-11 | KIT EVAL FOR 64904 W/CABLES |
| EKL3104 | D-IMAGER 3D IMAGE SENSOR |
| EKL3105 | 3D IMAGE SENSOR-HIGH PRECISION |
| EKL3106 | 3D IMAGE SENSOR-HIGH PRECISION |
| EKMB1301111K | SENSOR PIR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EK64904-11 | 功能描述:KIT EVAL FOR 64904 W/CABLES RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| EK64904-12 | 制造商:Peregrine Semiconductor 功能描述:RF EVAL FOR PE64904 制造商:Peregrine Semiconductor 功能描述:DIGITALLY TUNABLE CAPACITOR EVALUATION BOARD 制造商:Peregrine Semiconductor 功能描述:EVALUATION KIT FOR PE64904 |
| EK64905-01 | 功能描述:KIT EVAL FOR 64904 NO CABLES RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| EK64905-11 | 功能描述:KIT EVAL FOR 64904 W/CABLES RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:UltraCMOS™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| EK64905-12 | 制造商:Peregrine Semiconductor 功能描述:RF EVAL FOR PE64905 制造商:Peregrine Semiconductor 功能描述:DIGITALLY TUNABLE CAPACITOR EVALUATION BOARD |
发布紧急采购，3分钟左右您将得到回复。