参数资料
型号: EL4501IUZ
厂商: Intersil
文件页数: 10/19页
文件大小: 0K
描述: IC VIDEO FRONT END AMP 24-QSOP
标准包装: 55
应用: 视频前端(VFE)
电路数: 1
-3db带宽: 100MHz
转换速率: 96 V/µs
电流 - 电源: 10.5mA
电流 - 输出 / 通道: 70mA
电压 - 电源,单路/双路(±): 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 24-SSOP(0.154",3.90mm 宽)
供应商设备封装: 24-QSOP
包装: 管件
产品目录页面: 1233 (CN2011-ZH PDF)
18
Low jitter, temperature-stable timing signals are generated
using a master time-base, embedded within the system. Line
rate is adjustable from 10kHz to 135kHz using a single
external resistor (RFREQ). An integrated, pin-selectable
digital filter tracks line rate and rejects high frequency noise
and video artifacts, such as color burst. In addition to the
digital filter, a window-based, time qualification scheme is
employed to improve recovered signal quality. During loss of
signal, all outputs are blanked to prevent output chatter
caused by input noise.
The maximum total source impedance driving the SYNC IN
pin should be 1k
Ω or lower. Source impedances greater than
1k
Ω may reduce the ability of the EL4501 to reliably recover
the sync signal.
Composite Sync Output
The composite sync output is a reproduction of the signal
waveform below the composite video black level, with the
video completely removed. The composite video signal is
AC-coupled to SYNC IN (pin 9). The video signal passes
through a comparator whose threshold is controlled by the
SLICE MODE pin. The output of the comparator is buffered
to the COMPOSITE output (pin 11) as a CMOS logic signal.
Horizontal Sync Output
The horizontal circuit triggers on the falling edge of the sync
tip of the input composite video signal and produces a
horizontal output with pulse widths about 12 times the
internal oscillator clock. For NTSC video input, the pulse
width of the horizontal sync is 1.5s, with the digital filter
selected. The half line pulses present in the input signal
during vertical blanking are removed with an internal
2H-eliminator circuit.
Vertical Sync Output
A low-going vertical sync pulse is generated during the start
of the vertical cycle of the incoming composite video signal.
The vertical output pulse is started on the first serration
pulse in the vertical interval and is ended on the second
rising edge during the vertical serration phase. In the
absence of vertical serration pulses, a vertical sync pulse will
be forced out after the vertical sync default delay time,
approximately 31s after the last falling edge of the vertical
pre-equalizing pulse for RFREQ = 130kΩ.
Back Porch Output
In a composite video signal, the chroma burst is located on
the back porch of the horizontal blanking period and is also
the black level reference for the subsequent video scan line.
The back porch is triggered from the rising edge of the sync
tip. The pulse width of the back porch is about 29 times the
internal oscillator clock cycle. For the NTSC video input, the
pulse width of the back porch is about 3.5s. In EL4501, the
back porch pulse controls the sample and hold switch of the
DC-restored loop.
Odd and Even Output
For a composite video signal that is interlaced, there is an
odd field that includes all the odd lines, and an even field that
consists of the even lines. The odd and even circuit tracks
the relationship of the horizontal pulses to the leading edge
of the vertical output and will switch on every field at the start
of vertical sync pulse interval. ODD/EVEN, pin 14 is high
during the odd field and low during the even field.
Sync Amplitude Output
The output voltage at the SYNC AMP output (pin 17) is
about 2 times the sync tip voltage. This signal can be used
for AGC applications. When there is no sync signal at the
input, the SYNC AMP output is 0V.
Loss of Sync Output
Loss of video signal can be detected by monitoring the LOS
output at pin 10. LOS goes low indicating the EL4501 has
locked to the right line rate. LOS goes high indicating the
EL4501 is out of lock. When there is loss of sync, all the
sync outputs go high, except ODD/EVEN.
Digital Filter Operation
The EL4501 contains a user-selectable digital filter which
tracks the line rate and rejects high frequency noise and
video artifacts, such as color burst. Basically, the digital filter
delays all signals and filters out the pulses which are shorter
than the filters delay time. The digital filter greatly reduces
the jitters in the outputs. With the digital filter on, the jitter at
the composite sync output is only 2ns. Figure 39 shows the
jitter at the output when the digital filter is selected. However,
the output waveforms will be delayed from 150ns to 300ns
due to this filter. Refer to the performance curves for details.
Applying logic high to the FSEL pin, the digital filter is
enabled. Applying a logic low to the FSEL pin, the digital
filter is disabled.
RFREQ
An external RFREQ resistor, connected from pin 7 to ground,
produces a reference current that is used internally as the
timing reference for all the sync output delay time and output
pulse widths. Decreasing the value of RFREQ increases the
reference current and frequency of the internal oscillator,
CH2=2V/DIV
M=2ns
FIGURE 39. JITTER AT THE OUTPUTS WITH FSEL=1
EL4501
相关PDF资料
PDF描述
LTC1596ACSW IC D/A CONV 16BIT MLTPLYNG16SOIC
DAC8408GPZ IC DAC 8BIT QUAD W/MEMORY 28DIP
AD5542LR IC DAC 16BIT SERIAL-IN 14-SOIC
AD5541LR IC DAC 16BIT SERIAL-IN 8-SOIC
LTC1596ACSW#TRPBF IC D/A CONV 16BIT MLTPLYNG16SOIC
相关代理商/技术参数
参数描述
EL4501IUZT13 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Video Front End
EL4501IUZ-T13 功能描述:视频 IC EL4501IUZ VID FRONT END RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel
EL4501IUZ-T7 功能描述:视频 IC EL4501IUZ VID FRONT END RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel
EL4501IUZ-T7A 功能描述:视频 IC EL4501IUZ VID FRONT END RoHS:否 制造商:Fairchild Semiconductor 工作电源电压:5 V 电源电流:80 mA 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-28 封装:Reel
EL4502 功能描述:高速光耦合器 Optocouplers RoHS:否 制造商:Avago Technologies 电流传递比: 最大波特率: 最大正向二极管电压:1.75 V 最大反向二极管电压:5 V 最大功率耗散:40 mW 最大工作温度:+125 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-5 封装:Tube