参数资料
型号: EL4584CSZ
厂商: Intersil
文件页数: 13/15页
文件大小: 0K
描述: IC PLL VIDEO GP 36MHZ 16-SOIC
标准包装: 47
类型: 锁相环路(PLL)
PLL:
输入: CMOS,TTL
输出: CMOS,TTL
电路数: 1
比率 - 输入:输出: 3:1
差分 - 输入:输出: 无/无
频率 - 最大: 36MHz
除法器/乘法器: 是/无
电源电压: 5V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-SOIC(0.154",3.90mm 宽)
供应商设备封装: 16-SOIC
包装: 管件
产品目录页面: 1247 (CN2011-ZH PDF)
7
FN7174.3
May 9, 2008
Block Diagram
Description Of Operation
The horizontal sync signal (CMOS level, falling leading
edge) is input to HSYNC input (pin 10). This signal is delayed
about 200ns, the falling edge of which becomes the
reference to which the clock output will be locked (see
generated by the signal on pin 5, OSC IN. There are 2
general types of VCO that can be used with the EL4584; LC
and crystal controlled. Additionally, each type can be either
built-up using discrete components, including a varactor as
the frequency controlling element, or complete, self
contained modules can be purchased with everything inside
a metal can. The modules are very forgiving of PCB layout,
but cost more than discrete solutions. The VCO or VCXO is
used to generate the clock. An LC tank resonator has
greater “pull” than a crystal controlled circuit, but will also be
more likely to drift over time, and thus will generate more
jitter. The “pullability” of the circuit refers to the ability to “pull”
the frequency of oscillation away from its center frequency
by modulating the voltage on the control pin of a VCO
module or varactor, and is a function of the slope and range
of the capacitance-voltage curve of the varactor or VCO
module used. The VCO signal is sent to a divide by N
counter, and to the CLK OUT pin. The divisor N is
determined by the state of pins 1, 2 and 16 and is described
in Table 2. The divided signal is sent, along with the delayed
HSYNC input, to the phase/frequency detector, which
compares the two signals for phase and frequency
differences. Any phase difference is converted to a current at
the charge pump output FILTER (pin 7). A VCO with positive
frequency deviation with control voltage must be used.
Varactors have negative capacitance slope with voltage,
resulting in positive frequency deviation with control voltage
for the oscillators in Figures 12 and 13.
VCO
The VCO should be tuned so its frequency of oscillation is
very close to the required clock output frequency when the
voltage on the varactor is 2.5V. VCXO and VCO modules are
already tuned to the desired frequency, so this step is not
necessary if using one of these units. The range of the
charge pump output (pin 7) is 0V to 5V and it can source or
sink a maximum of about 300A, so all frequency control
FIGURE 10. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE
Typical Performance Curves (Continued)
1.43W
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.4
0.2
0
P
O
WER
DIS
S
IPATION
(W)
0.6
0
25
50
75
100
125
150
AMBIENT TEMPERATURE (°C)
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY TEST BOARD
1.25W
PDIP16
θJA = +70°C/W
SO16 (0.150”)
θJA = +80°C/W
EL4584
相关PDF资料
PDF描述
VI-BWM-MY-F4 CONVERTER MOD DC/DC 10V 50W
DS1857B-050+ IC RES TEMP 50/50K W/2MON 16-BGA
7WB3306AMX1TCG IC TRANSLATOR 2BIT BUS SW 8LLGA
V110A3V3H200BF2 CONVERTER MOD DC/DC 3.3V 200W
MS3456W22-2SW CONN PLUG 3POS STRAIGHT W/SCKT
相关代理商/技术参数
参数描述
EL4584CSZ-EVAL 功能描述:时钟和定时器开发工具 EL4584CSZ-EVAL EVALUATION BRD RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V
EL4584CSZ-T13 功能描述:锁相环 - PLL EL4584CSZ H-SYNC GEN LOCK RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
EL4584CSZ-T7 功能描述:锁相环 - PLL EL4584CSZ H-SYNC GEN LOCK RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
EL4585 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Horizontal Genlock, 8FSC
EL4585C 制造商:ELANTEC 制造商全称:ELANTEC 功能描述:Horizontal Genlock, 8 FSC