- 您现在的位置：买卖IC网 > PDF目录11599 > ENC28J60T-I/SS (Microchip Technology)IC ETHERNET CTLR SPI 28SSOP PDF资料下载
参数资料
| 型号： | ENC28J60T-I/SS |
| 厂商： | Microchip Technology |
| 文件页数： | 8/12页 |
| 文件大小： | 0K |
| 描述： | IC ETHERNET CTLR SPI 28SSOP |
| 标准包装： | 1 |
| 控制器类型： | 以太网控制器，MAC/10Base-T |
| 接口： | SPI |
| 电源电压： | 3.1 V ~ 3.6 V |
| 电流 - 电源： | 160mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 标准包装 |
| 产品目录页面： | 684 (CN2011-ZH PDF) |
| 其它名称： | ENC28J60T-I/SSDKR |
2010 Microchip Technology Inc.
DS80349C-page 5
ENC28J60
11. Module: PHY LEDs
When the PHLCON register is programmed to
output the duplex status and collision activity on
the same LED (‘1110’), only the duplex status will
be displayed (i.e., the LED will be illuminated when
in Full-Duplex mode and extinguished when in
Half-Duplex mode, regardless of collision activity).
Work around
When Half-Duplex mode is being used, program
the PHLCON register’s LxCFG bits with ‘0011’ to
display the collision status. When Full-Duplex mode
is being used, program the PHLCON register’s
LxCFG bits with ‘0101’ to display the duplex status.
Affected Silicon Revisions
12. Module: Transmit Logic
In Half-Duplex mode, a hardware transmission
abort caused by excessive collisions, a late colli-
sion or excessive deferrals, may stall the internal
transmit logic. The next packet transmit initiated by
the
host
controller
may
never
succeed
(ECON1.TXRTS will remain set indefinitely).
Work around
Before attempting to transmit a packet (setting
ECON1.TXRTS), reset the internal transmit logic
by setting ECON1.TXRST and then clearing
ECON1.TXRST. The host controller may wish to
issue this Reset before any packet is transmitted
(for simplicity), or it may wish to conditionally reset
the internal transmit logic based on the Transmit
Error Interrupt Flag (EIR.TXERIF), which will
become set whenever a transmit abort occurs.
Clearing ECON1.TXRST may cause a new trans-
mit error interrupt event (EIR.TXERIF will become
set). Therefore, the interrupt flag should be cleared
after the Reset is completed.
Affected Silicon Revisions
13. Module: PHY
When transmitting in Half-Duplex mode with some
link partners, the PHY will sometimes incorrectly
interpret a received link pulse as a collision event. If
less than, or equal to, MACLCON2 bytes have been
transmitted when the false collision occurs, the
MAC will abort the current transmission, wait a ran-
dom back-off delay and then automatically attempt
to retransmit the packet from the beginning – as it
would for a genuine collision.
If greater than MACLCON2 bytes have been
transmitted when the false collision occurs, the
event will be considered a late collision by the
MAC and the packet will be aborted without retry-
ing. This causes the packet to not be delivered to
the remote node. In some cases, the abort will fail
to reset the transmit state machine.
Work around
Implement a software retransmit mechanism
whenever a late collision occurs.
When a late collision occurs, the associated bit in
the transmit status vector will be set. Also, the
EIR.TXERIF bit will become set, and if enabled,
the transmit error interrupt will occur.
If the transmit state machine does not get reset,
the ECON1.TXRTS bit will remain set and no
transmit interrupt will occur (the EIR.TXIF bit will
remain clear).
As a result, software should detect the completion
of a transmit attempt by checking both TXIF and
TXERIF. If the Transmit Interrupt (TXIF) did not
occur, software must clear the ECON1.TXRTS bit
to force the transmit state machine into the correct
state.
The logic in Example 1 (following page) will
accomplish a transmission and any necessary
retransmissions with a maximum retry abort.
Affected Silicon Revisions
B1
B4
B5
B7
XX
X
B1
B4
B5
B7
XX
X
B1
B4
B5
B7
X
相关PDF资料 |
PDF描述 |
|---|---|
| GRM21BF51C225ZA01K | CAP CER 2.2UF 16V Y5V 0805 |
| GRM21BF51A225ZA01K | CAP CER 2.2UF 10V Y5V 0805 |
| MCP2140A-I/SS | IC IRDA CONTROLLR DTE/DCE 20SSOP |
| MCP2515-I/ST | IC CAN CONTROLLER W/SPI 20TSSOP |
| PIC16LF1902-E/SP | MCU 3.5KB FLASH 128B RAM 28SPDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ENC2D-B16-L00128L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-B20-L00128L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-C16-L00128L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-D16-L00128L | 制造商:BOURNS 制造商全称:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2J-B16-L00025 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:OPTICAL INTREMNETA ENCDES |
发布紧急采购，3分钟左右您将得到回复。