- 您现在的位置：买卖IC网 > PDF目录362734 > EP1C6T240I7ES (Altera Corporation) Cyclone FPGA Family Data Sheet PDF资料下载
参数资料
| 型号： | EP1C6T240I7ES |
| 厂商： | Altera Corporation |
| 英文描述： | Cyclone FPGA Family Data Sheet |
| 中文描述： | 气旋的FPGA系列数据手册 |
| 文件页数： | 64/104页 |
| 文件大小： | 763K |
| 代理商： | EP1C6T240I7ES |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页当前第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
3–2
Preliminary
Altera Corporation
January 2007
Cyclone Device Handbook, Volume 1
In the Quartus II software, there is an Auto Usercode feature where you
can choose to use the checksum value of a programming file as the JTAG
user code. If selected, the checksum is automatically loaded to the
USERCODE register. Choose Assignments > Device > Device and Pin
Options > General. Turn on
Auto Usercode
.
USERCODE
00 0000 0111
Selects the 32-bit USERCODE register and places it between the
TDI
and
TDO
pins, allowing the USERCODE to be serially shifted
out of
TDO
.
IDCODE
00 0000 0110
Selects the IDCODE register and places it between
TDI
and
TDO
,
allowing the IDCODE to be serially shifted out of
TDO
.
HIGHZ
(1)
00 0000 1011
Places the 1-bit bypass register between the
TDI
and
TDO
pins,
which allows the BST data to pass synchronously through selected
devices to adjacent devices during normal device operation, while
tri-stating all of the I/O pins.
CLAMP
(1)
00 0000 1010
Places the 1-bit bypass register between the
TDI
and
TDO
pins,
which allows the BST data to pass synchronously through selected
devices to adjacent devices during normal device operation while
holding I/O pins to a state defined by the data in the boundary-scan
register.
ICR instructions
Used when configuring a Cyclone device via the JTAG port with a
MasterBlaster
TM
or ByteBlasterMV
TM
download cable, or when
using a Jam File or Jam Byte-Code File via an embedded
processor.
PULSE_NCONFIG
00 0000 0001
Emulates pulsing the
nCONFIG
pin low to trigger reconfiguration
even though the physical pin is unaffected.
CONFIG_IO
00 0000 1101
Allows configuration of I/O standards through the JTAG chain for
JTAG testing. Can be executed before, after, or during
configuration. Stops configuration if executed during configuration.
Once issued, the
CONFIG_IO
instruction will hold
nSTATUS
low
to reset the configuration device.
nSTATUS
is held low until the
device is reconfigured.
SignalTap II
instructions
Monitors internal device operation with the SignalTap II embedded
logic analyzer.
Note to
Table 3–1
:
(1)
Bus hold and weak pull-up resistor features override the high-impedance state of
HIGHZ
,
CLAMP
, and
EXTEST
.
Table 3–1. Cyclone JTAG Instructions (Part 2 of 2)
JTAG Instruction
Instruction Code
Description
相关PDF资料 |
PDF描述 |
|---|---|
| EP1C6T240I8ES | Cyclone FPGA Family Data Sheet |
| EP1C6T256C6ES | Cyclone FPGA Family Data Sheet |
| EP1C6T256C7ES | Cyclone FPGA Family Data Sheet |
| EP1C6T256C8ES | Cyclone FPGA Family Data Sheet |
| EP1C6T256I6ES | Cyclone FPGA Family Data Sheet |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP1F | 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1F-B3G1 | 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1FB3G1S | 制造商:World Products 功能描述:Electromechanical Relay SPDT 25A 12VDC 225Ohm Through Hole |
| EP1F-B3G1T | 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1F-B3G1TT | 制造商:NEC 制造商全称:NEC 功能描述:HIGH HEAT RESISTIVITY |
发布紧急采购，3分钟左右您将得到回复。