- 您现在的位置：买卖IC网 > PDF目录97914 > EP1K50TI144-3F Field Programmable Gate Array (FPGA) PDF资料下载
参数资料
| 型号： | EP1K50TI144-3F |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 现场可编程门阵列（FPGA） |
| 文件页数： | 29/86页 |
| 文件大小： | 1263K |
| 代理商： | EP1K50TI144-3F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
Altera Corporation
35
ACEX 1K Programmable Logic Device Family Data Sheet
Development
13
Tools
SameFrame
Pin-Outs
ACEX 1K devices support the SameFrame pin-out feature for
FineLine BGA packages. The SameFrame pin-out feature is the
arrangement of balls on FineLine BGA packages such that the lower-ball-
count packages form a subset of the higher-ball-count packages.
SameFrame pin-outs provide the flexibility to migrate not only from
device to device within the same package, but also from one package to
another. A given printed circuit board (PCB) layout can support multiple
device density/package combinations. For example, a single board layout
can support a range of devices from an EP1K10 device in a 256-pin
FineLine BGA package to an EP1K100 device in a 484-pin FineLine BGA
package.
The Altera software provides support to design PCBs with SameFrame
pin-out devices. Devices can be defined for present and future use. The
Altera software generates pin-outs describing how to lay out a board that
takes advantage of this migration. Figure 18 shows an example of
SameFrame pin-out.
Figure 18. SameFrame Pin-Out Example
Table 10 shows the ACEX 1K device/package combinations that support
SameFrame pin-outs for ACEX 1K devices. All FineLine BGA packages
support SameFrame pin-outs, providing the flexibility to migrate not only
from device to device within the same package, but also from one package
to another. The I/O count will vary from device to device.
Designed for 484-Pin FineLine BGA Package
Printed Circuit Board
256-Pin FineLine BGA Package
(Reduced I/O Count or
Logic Requirements)
484-Pin FineLine BGA Package
(Increased I/O Count or
Logic Requirements)
256-Pin
FineLine
BGA
484-Pin
FineLine
BGA
相关PDF资料 |
PDF描述 |
|---|---|
| EP20K100RC208-1 | High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN |
| EP20K100RC208-1ES | High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN T&R |
| EP20K100RC208-2 | Advanced 170MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0°C to 70°C; Package: 128-MQFP |
| EP20K100RC208-2ES | Advanced 240MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0°C to 70°C; Package: 128-MQFP |
| EP20K100RC208-3 | Advanced 140MHz Triple Video Digitizer with Digital PLL; Temperature Range: -40°C to 85°C; Package: 128-MQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP1M120 | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device Family |
| EP1M120F484C5 | 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP1M120F484C5N | 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP1M120F484C6 | 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP1M120F484C6N | 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。