参数资料
型号: EP1K50TI144-3F
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 现场可编程门阵列(FPGA)
文件页数: 30/86页
文件大小: 1263K
代理商: EP1K50TI144-3F
36
Altera Corporation
ACEX 1K Programmable Logic Device Family Data Sheet
f For more information, search for “SameFrame” in MAX+PLUS II Help.
Note:
(1)
This option is supported with a 256-pin FineLine BGA package and SameFrame
migration.
ClockLock &
ClockBoost
Features
To support high-speed designs, -1 and -2 speed grade ACEX 1K devices
offer ClockLock and ClockBoost circuitry containing a phase-locked loop
(PLL) that is used to increase design speed and reduce resource usage.
The ClockLock circuitry uses a synchronizing PLL that reduces the clock
delay and skew within a device. This reduction minimizes clock-to-
output and setup times while maintaining zero hold times. The
ClockBoost circuitry, which provides a clock multiplier, allows the
designer to enhance device area efficiency by sharing resources within the
device. The ClockBoost feature allows the designer to distribute a low-
speed clock and multiply that clock on-device. Combined, the ClockLock
and ClockBoost features provide significant improvements in system
performance and bandwidth.
The ClockLock and ClockBoost features in ACEX 1K devices are enabled
through the Altera software. External devices are not required to use these
features. The output of the ClockLock and ClockBoost circuits is not
available at any of the device pins.
The ClockLock and ClockBoost circuitry lock onto the rising edge of the
incoming clock. The circuit output can drive the clock inputs of registers
only; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the
device.
Table 10. ACEX 1K SameFrame Pin-Out Support
Device
256-Pin
FineLine
BGA
484-Pin
FineLine
BGA
EP1K10
v
EP1K30
v
EP1K50
vv
EP1K100
vv
相关PDF资料
PDF描述
EP20K100RC208-1 High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN
EP20K100RC208-1ES High Power LED Driver; Temperature Range: -25°C to 85°C; Package: 20-QFN T&R
EP20K100RC208-2 Advanced 170MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0&degC to 70°C; Package: 128-MQFP
EP20K100RC208-2ES Advanced 240MHz Triple Video Digitizer with Digital PLL; Temperature Range: 0&degC to 70°C; Package: 128-MQFP
EP20K100RC208-3 Advanced 140MHz Triple Video Digitizer with Digital PLL; Temperature Range: -40°C to 85°C; Package: 128-MQFP
相关代理商/技术参数
参数描述
EP1M120 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device Family
EP1M120F484C5 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1M120F484C5N 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1M120F484C6 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP1M120F484C6N 功能描述:FPGA - 现场可编程门阵列 FPGA - MERCURY 480 LABs 303 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256