参数资料
型号: EP20K100ERC240-3ES
元件分类: 数字电位计
英文描述: Single Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 8-TDFN
中文描述: FPGA的
文件页数: 13/114页
文件大小: 1623K
代理商: EP20K100ERC240-3ES
Altera Corporation
11
APEX 20K Programmable Logic Device Family Data Sheet
Logic Array Block
Each LAB consists of 10 LEs, the LEs’ associated carry and cascade chains,
LAB control signals, and the local interconnect. The local interconnect
transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs.
The Quartus II Compiler places associated logic within an LAB or adjacent
LABs, allowing the use of a fast local interconnect for high performance.
Figure 3 shows the APEX 20K LAB.
APEX 20K devices use an interleaved LAB structure. This structure allows
each LE to drive two local interconnect areas. This feature minimizes use
of the MegaLAB and FastTrack interconnect, providing higher
performance and flexibility. Each LE can drive 29 other LEs through the
fast local interconnect.
Figure 3. LAB Structure
To/From
Adjacent LAB,
ESB, or IOEs
To/From
Adjacent LAB,
ESB, or IOEs
The 10 LEs in the LAB are driven by
two local interconnect areas. These LEs
can drive two local interconnect areas.
Local Interconnect
LEs drive local
MegaLAB, row,
and column
interconnects.
Column
Interconnect
Row
Interconnect
MegaLAB Interconnect
相关PDF资料
PDF描述
EP20K100ETC144-2ES FPGA
EP20K100ETC144-3ES 128-Tap DCP, 16kbit EEPROM, and I2C Serial Interface; Temperature Range: -40°C to 85°C; Package: 8-DFN
EP20K100ETI144-1ES FPGA
EP20K100FI324-3ES White LED Driver with PWM Dimming; Temperature Range: -40°C to 85°C; Package: 8-TDFN T&R
EP20K100QC208-1 White LED Driver with PWM Dimming; Temperature Range: -40°C to 85°C; Package: 8-TDFN T&R
相关代理商/技术参数
参数描述
EP20K100ERI208-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100ERI208-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100ERI208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100ERI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100ERI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA