参数资料
型号: EP20K200CF484I8ES
英文描述: ASIC
中文描述: 专用集成电路
文件页数: 52/114页
文件大小: 1623K
代理商: EP20K200CF484I8ES
42
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Each IOE drives a row, column, MegaLAB, or local interconnect when
used as an input or bidirectional pin. A row IOE can drive a local,
MegaLAB, row, and column interconnect; a column IOE can drive the
column interconnect. Figure 27 shows how a row IOE connects to the
interconnect.
Figure 27. Row IOE Connection to the Interconnect
Row Interconnect
MegaLAB Interconnect
Any LE can drive a
pin through the row,
column, and MegaLAB
interconnect.
An LE can drive a pin through the
local interconnect for faster
clock-to-output times.
IOE
Each IOE can drive local,
MegaLAB, row, and column
interconnect. Each IOE data
and OE signal is driven by
the local interconnect.
LAB
相关PDF资料
PDF描述
EP20K200CF484I9ES ASIC
EP20K200CF672C7 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
EP20K200CF672C8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
EP20K200CF672C9 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
EP20K200CF672I7 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -55°C to 125°C; Package: 28-CerDIP
相关代理商/技术参数
参数描述
EP20K200CF484I9ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF672C7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF672C8 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF672C9 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EP20K200CF672I7 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC