参数资料
型号: EP20K300EQI240-3ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 37/114页
文件大小: 1623K
代理商: EP20K300EQI240-3ES
Altera Corporation
29
APEX 20K Programmable Logic Device Family Data Sheet
Figure 16. APEX 20K Parallel Expanders
Embedded
System Block
The ESB can implement various types of memory blocks, including
dual-port RAM, ROM, FIFO, and CAM blocks. The ESB includes input
and output registers; the input registers synchronize writes, and the
output registers can pipeline designs to improve system performance. The
ESB offers a dual-port mode, which supports simultaneous reads and
writes at two different clock frequencies. Figure 17 shows the ESB block
diagram.
Figure 17. ESB Block Diagram
32 Signals from
Local Interconnect
To Next
Macrocell
From
Previous
Macrocell
Product-
Term
Select
Matrix
Product-
Term
Select
Matrix
Macrocell
Product-
Term Logic
Macrocell
Product-
Term Logic
Parallel Expander
Switch
Parallel Expander
Switch
wraddress[]
data[]
wren
inclock
inclocken
inaclr
rdaddress[]
q[]
rden
outclock
outclocken
outaclr
相关PDF资料
PDF描述
EP20K300ERC240-1ES FPGA
EP20K300ERC240-2ES FPGA
EP20K300ERC240-3ES FPGA
EP20K300ERI240-1ES FPGA
EP20K300ERI240-2ES FPGA
相关代理商/技术参数
参数描述
EP20K300ERC240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERC240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERC240-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA