参数资料
型号: EP20K300EQI240-3ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 47/114页
文件大小: 1623K
代理商: EP20K300EQI240-3ES
38
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Table 10 describes the APEX 20K programmable delays and their logic
options in the Quartus II software.
The Quartus II software Compiler can program these delays
automatically to minimize setup time while providing a zero hold time.
Figure 25 shows how fast bidirectional I/Os are implemented in
APEX 20K devices.
The register in the APEX 20K IOE can be programmed to power-up high
or low after configuration is complete. If it is programmed to power-up
low, an asynchronous clear can control the register. If it is programmed to
power-up high, the register cannot be asynchronously cleared or preset.
This feature is useful for cases where the APEX 20K device controls an
active-low input or another device; it prevents inadvertent activation of
the input upon power-up.
Table 10. APEX 20K Programmable Delay Chains
Programmable Delays
Quartus II Logic Option
Input pin to core delay
Decrease input delay to internal cells
Input pin to input register delay
Decrease input delay to input register
Core to output register delay
Decrease input delay to output register
Output register tCO delay
Increase delay to output pin
相关PDF资料
PDF描述
EP20K300ERC240-1ES FPGA
EP20K300ERC240-2ES FPGA
EP20K300ERC240-3ES FPGA
EP20K300ERI240-1ES FPGA
EP20K300ERI240-2ES FPGA
相关代理商/技术参数
参数描述
EP20K300ERC240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERC240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERC240-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K300ERI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA