参数资料
型号: EP20K600EBC652-3ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 61/114页
文件大小: 1623K
代理商: EP20K600EBC652-3ES
50
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 30. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
Table 15 summarizes the APEX 20K ClockLock and ClockBoost
parameters for -1 speed-grade devices.
Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade
Devices (Part 1 of 2)
Symbol
Parameter
Min
Max
Unit
fOUT
Output frequency
25
180
MHz
fCLK1 (1)
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
25
180
MHz
fCLK2
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
16
90
MHz
fCLK4
Input clock frequency (ClockBoost
clock multiplication factor equals 4)
10
48
MHz
tOUTDUTY
Duty cycle for
ClockLock/ClockBoost-generated
clock
40
60
%
fCLKDEV
Input deviation from user
specification in the Quartus II
software (ClockBoost clock
multiplication factor equals 1) (2)
25,000
PPM
tR
Input rise time
5
ns
tF
Input fall time
5
ns
Input
Clock
ClockLock
Generated
Clock
f CLK1 f CLK2
f CLK4
t INDUTY
t I + t CLKDEV
t R
t F
t O
t I + t INCLKSTB
t O
tO
t JITTER
tO + t JITTER
t OUTDUTY
,,
相关PDF资料
PDF描述
EP20K600EBI652-1ES FPGA
EP20K1000CB652I7ES Single Volatile 32-tap Digitally Controlled Potentiometer (XDCP™); Temperature Range: -40°C to 85°C; Package: 6-SOT-23 T&R
EP20K1000CB652I8ES ASIC
EP20K1000CB652I9ES ASIC
EP20K1000CF1020I7ES ASIC
相关代理商/技术参数
参数描述
EP20K600EBI652-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EBI652-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EBI652-2X 功能描述:FPGA - 现场可编程门阵列 CPLD - APEX 20K 2432 Macros 488 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP20K600EBI652-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-1 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA