参数资料
型号: EP2AGX65CU17C6N
厂商: Altera
文件页数: 21/90页
文件大小: 0K
描述: IC ARRIA II GX FPGA 65K 358UBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 6
系列: Arria II GX
LAB/CLB数: 2530
逻辑元件/单元数: 60214
RAM 位总计: 5371904
输入/输出数: 156
电源电压: 0.87 V ~ 0.93 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 358-UBGA
供应商设备封装: 358-UBGA
1–20
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
December 2013
Altera Corporation
Table 1–33 lists the differential I/O standard specifications for Arria II GZ devices.
Power Consumption for the Arria II Device Family
Altera offers two ways to estimate power for a design:
Using the Microsoft Excel-based Early Power Estimator
Using the Quartus II PowerPlay Power Analyzer feature
The interactive Microsoft Excel-based Early Power Estimator is typically used prior to
designing the FPGA in order to get a magnitude estimate of the device power. The
Quartus II PowerPlay Power Analyzer provides better quality estimates based on the
specifics of the design after place-and-route is complete. The PowerPlay Power
Analyzer can apply a combination of user-entered, simulation-derived, and estimated
signal activities which, when combined with detailed circuit models, can yield very
accurate power estimates.
f For more information about power estimation tools, refer to the PowerPlay Early Power
Estimator User Guide and the PowerPlay Power Analysis chapter in volume 3 of the
Quartus II Handbook.
Table 1–33. Differential I/O Standard Specifications for Arria II GZ Devices (Note 1)
I/O
Standard
VCCIO (V)
VID (mV)
VICM(DC) (V)
VOD (V) (3)
VOCM (V) (3)
Min
Typ
Max
Min
Cond.
Max
Min
Max
Min
Typ
Max
Min
Typ
Max
2.5 V
LVDS
(HIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.05
1.8
0.247
0.6
1.125
1.25
1.375
2.5 V
LVDS
(VIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.05
1.8
0.247
0.6
1
1.25
1.5
RSDS
(HIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.3
1.4
0.1
0.2
0.6
0.5
1.2
1.4
RSDS
(VIO)
2.375
2.5
2.625
100
VCM =
1.25 V
0.3
1.4
0.1
0.2
0.6
0.5
1.2
1.5
Mini-LVDS
(HIO)
2.375
2.5
2.625
200
600
0.4
1.32
5
0.25
0.6
1
1.2
1.4
Mini-LVDS
(VIO)
2.375
2.5
2.625
200
600
0.4
1.32
5
0.25
0.6
1
1.2
1.5
LVPECL
2.375
2.5
2.625
300
0.6
1.8
2.375
2.5
2.625
100
Notes to Table 1–33:
(1) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–21.
(2) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
(3) RL range: 90 RL 110 .
(4) There are no fixed VICM, VOD, and VOCM specifications for BLVDS. These specifications depend on the system topology.
相关PDF资料
PDF描述
IDT70V24L15PFG IC SRAM 64KBIT 15NS 100TQFP
IDT71T75602S166PFG IC SRAM 18MBIT 166MHZ 100TQFP
A1240A-1PLG84C IC FPGA 4K GATES 84-PLCC COM
IDT7005S35PFG IC SRAM 64KBIT 35NS 64TQFP
IDT7024S25PF IC SRAM 64KBIT 25NS 100TQFP
相关代理商/技术参数
参数描述
EP2AGX65CU17C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX65CU17I5 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 2530 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX65CU17I5N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 2530 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX65CU17I5NAA 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX65DF25C4 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 2530 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256