参数资料
| 型号： | EP4CGX75DF27I7N |
| 厂商： | Altera |
| 文件页数： | 35/42页 |
| 文件大小： | 0K |
| 描述： | IC CYCLONE IV GX FPGA 75K 672FBG |
| 产品培训模块： | Cyclone IV FPGA Family Overview |
| 特色产品： | Cyclone? IV FPGAs |
| 标准包装： | 40 |
| 系列： | CYCLONE® IV GX |
| LAB/CLB数： | 4620 |
| 逻辑元件/单元数： | 73920 |
| RAM 位总计： | 4257792 |
| 输入/输出数： | 310 |
| 电源电压： | 1.16 V ~ 1.24 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 672-BGA |
| 供应商设备封装： | 672-FBGA（27x27） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页
1–40
Chapter 1: Cyclone IV Device Datasheet
Glossary
December 2013
Altera Corporation
T
tC
High-speed receiver and transmitter input and output clock period.
Channel-to-
channel-skew
(TCCS)
High-speed I/O block: The timing difference between the fastest and slowest output edges,
including tCO variation and clock skew. The clock is included in the TCCS measurement.
tcin
Delay from the clock pad to the I/O input register.
tCO
Delay from the clock pad to the I/O output.
tcout
Delay from the clock pad to the I/O output register.
tDUTY
High-speed I/O block: Duty cycle on high-speed transmitter output clock.
tFALL
Signal high-to-low transition time (80–20%).
tH
Input register hold time.
Timing Unit
Interval (TUI)
High-speed I/O block: The timing budget allowed for skew, propagation delays, and data
sampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = tC/w).
tINJITTER
Period jitter on the PLL clock input.
tOUTJITTER_DEDCLK
Period jitter on the dedicated clock output driven by a PLL.
tOUTJITTER_IO
Period jitter on the general purpose I/O driven by a PLL.
tpllcin
Delay from the PLL inclk pad to the I/O input register.
tpllcout
Delay from the PLL inclk pad to the I/O output register.
Transmitter
Output
Waveform
Transmitter output waveforms for the LVDS, mini-LVDS, PPDS and RSDS Differential I/O
Standards:
tRISE
Signal low-to-high transition time (20–80%).
tSU
Input register setup time.
U
——
Table 1–46. Glossary (Part 4 of 5)
Letter
Term
Definitions
Single-Ended Waveform
Differential Waveform (Mathematical Function of Positive & Negative Channel)
Positive Channel (p) = V
OH
Negative Channel (n) = V
OL
Ground
VOD
V
OD
V
OD
0 V
Vos
p
- n
相关PDF资料 |
PDF描述 |
|---|---|
| EP4CGX75DF27C6N | IC CYCLONE IV GX FPGA 75K 672FBG |
| EP4CE75F23I7N | IC CYCLONE IV FPGA 75K 484FBGA |
| M1AFS1500-2FG256 | IC FPGA 8MB FLASH 1.5M 256-FBGA |
| AFS1500-2FG256 | IC FPGA 8MB FLASH 1.5M 256-FBGA |
| AFS1500-2FGG256 | IC FPGA 8MB FLASH 1.5M 256-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP4CGX75F17C8 | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Cyclone IV Device Datasheet |
| EP4CGX75F23C8N | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Cyclone IV FPGA Device Faily Overview |
| EP4CGX75F23I7N | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Cyclone IV Device Datasheet |
| EP4-GD | 制造商:Box Enclosures & Assembly Services 功能描述:Enclosure End Plate |
| EP4-GR | 制造商:Box Enclosures & Assembly Services 功能描述:Enclosure End Plate |
发布紧急采购，3分钟左右您将得到回复。