参数资料
| 型号： | EP9315-IB |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 12/16页 |
| 文件大小： | 0K |
| 描述： | IC ARM920T MCU 200MHZ 352-PBGA |
| 标准包装： | 40 |
| 系列： | EP9 |
| 核心处理器： | ARM9 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 200MHz |
| 连通性： | EBI/EMI，EIDE，以太网，I²C，IrDA，键盘/触摸屏，PCMCIA，SPI，UART/USART，USB |
| 外围设备： | AC'97，DMA，I²S，LCD，LED，MaverickKey，POR，PWM，WDT |
| 输入/输出数： | 16 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 32K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.65 V ~ 3.6 V |
| 数据转换器： | A/D 8x12b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 352-BGA |
| 包装： | 托盘 |
| 配用： | 598-1144-ND - KIT DEVELOPMENT EP9315 ARM9 |
| 其它名称： | 598-1262 |
ER638E2B
5
USB
Description 1
USB clock divider logic operates at a maximum rate of 288MHz under worst case conditions.
Workaround
When using USB, make sure the clock frequency supplied to the USB clock divider does not exceed
288MHz. The clock supplied to the USB clock divider is sourced by PLL2. The USB clock divider is
controlled by the USBDIV setting in the CLKSET2 register. For example, configure PLL2 to output 192MHz
and USBDIV to divide by four. Ensure that the new PLL2 setting does not adversely affect any other block
using PLL2 as its clock source.
NOTE: PLL2 is completely functional. This is only an issue with the USB clock divider logic.
ExtensionID Register
Description
The PartID field in register 0x8083_2714, ExtensionID, is not programmed.
Workaround
None, this register has been de-featured from the chip.
Reset
Description
The processor may boot into an invalid state upon initial power up of the device. When this condition occurs,
the processor will not complete its boot sequence and requires an additional power on reset (POR) to be
applied.
Workaround
Implement the recommended external reset circuit described in AN258, “EP93xx Power-up and Reset
Lockup Workaround,” which can be found at http://www.cirrus.com/en/pubs/appNote/AN258REV2.pdf.
Boot Configuration
Description
The processor may incorrectly latch the state of the CSn[7:6, 3:0] lines. The only problematic effect of this
condition is that the device may attempt to perform a 32-bit boot when it is actually configured for 16-bit boot
mode.
Workaround
Implement the recommendations described in AN273, item 7, “EP93xx Silicon Rev E Design Guidelines,”
which can be found at http://www.cirrus.com/en/pubs/appNote/AN273REV4.pdf.
相关PDF资料 |
PDF描述 |
|---|---|
| EPC1064LI20 | IC CONFIG DEVICE 65KBIT 20-PLCC |
| EPC16UC88AA | IC CONFIG DEVICE 16MBIT 88-UBGA |
| EPCS16SI16N | IC CONFIG DEVICE 16MBIT 16-SOIC |
| EPF10K10AQI208-3 | IC FLEX 10KA FPGA 10K 208-PQFP |
| EPF10K200EBC600-1 | IC FLEX 10KE FPGA 200K 600-BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP9315-IBZ | 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| EP9316 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9317 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9318 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
| EP9319 | 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines |
发布紧急采购，3分钟左右您将得到回复。