- 您现在的位置：买卖IC网 > PDF目录362744 > EPC4QI100 (Altera Corporation) 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet PDF资料下载
参数资料
| 型号： | EPC4QI100 |
| 厂商： | Altera Corporation |
| 英文描述： | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| 中文描述： | 2。增强型配置器件（EPC4，EPC8 |
| 文件页数： | 2/36页 |
| 文件大小： | 421K |
| 代理商： | EPC4QI100 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
2–2
Configuration Handbook, Volume 2
Altera Corporation
August 2005
Functional Description
■
Hardware compliant with IEEE Std. 1532 in-system
programmability (ISP) specification
Supports ISP via Jam Standard Test and Programming Language
(STAPL)
Supports Joint Test Action Group (JTAG) boundary scan
nINIT_CONF
pin allows private JTAG instruction to initiate FPGA
configuration
Internal pull-up resistor on
nINIT_CONF
always enabled
User programmable weak internal pull-up resistors on
nCS
and
OE
pins
Internal weak pull-up resistors on external flash interface address
and control lines, bus hold on data lines
Standby mode with reduced power consumption
■
■
■
■
■
■
■
f
For more information on FPGA configuration schemes and advanced
features, refer to the appropriate FPGA family chapter in the
Configuration
Handbook
.
Functional
Description
The Altera enhanced configuration device is a single-device, high-speed,
advanced configuration solution for very high-density FPGAs. The core
of an enhanced configuration device is divided into two major blocks, a
configuration controller and a flash memory. The flash memory is used to
store configuration data for systems made up of one or more Altera
FPGAs. Unused portions of the flash memory can be used to store
processor code or data that can be accessed via the external flash interface
after FPGA configuration is complete.
1
The external flash interface is currently supported in the EPC16
and EPC4 devices. For information on using this feature in the
EPC8 device, contact Altera Applications.
The enhanced configuration device has a 3.3-V core and I/O interface.
The controller chip is a synchronous system that implements the various
interfaces and features.
Figure 2–1
shows a block diagram of the
enhanced configuration device. The controller chip features three
separate interfaces:
■
A configuration interface between the controller and the Altera
FPGA(s)
A JTAG interface on the controller that enables in-system
programmability (ISP) of the flash memory
An external flash interface that the controller shares with an external
processor, or FPGA implementing a Nios
embedded processor
(interface available after ISP and configuration)
■
■
相关PDF资料 |
PDF描述 |
|---|---|
| EPC16UC88 | 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPCS1 | Serial Configuration Devices |
| EPCS16 | Serial Configuration Devices |
| EPCS16SI16N | Serial Configuration Devices |
| EPCS1SI8N | Serial Configuration Devices |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPC4QI100N | 功能描述:FPGA-配置存储器 IC - Ser. Config Mem Flash 4Mb 66 MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| EPC4XXX | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC50C605 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EPC-525-0.5 | 制造商:EPIGAP 制造商全称:EPIGAP 功能描述:Photodiode-Chip |
| EPC-525-0.5-2 | 制造商:EPIGAP 制造商全称:EPIGAP 功能描述:Photodiode-Chip |
发布紧急采购，3分钟左右您将得到回复。