- 您现在的位置：买卖IC网 > PDF目录19911 > EPCS64SI16N (Altera)IC CONFIG DEVICE 64MBIT 16-SOIC PDF资料下载
参数资料
| 型号： | EPCS64SI16N |
| 厂商： | Altera |
| 文件页数： | 36/40页 |
| 文件大小： | 0K |
| 描述： | IC CONFIG DEVICE 64MBIT 16-SOIC |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 49 |
| 系列： | EPCS |
| 可编程类型： | 系统内可编程 |
| 存储容量： | 64Mb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 管件 |
| 产品目录页面： | 604 (CN2011-ZH PDF) |
| 其它名称： | 544-1380-5 EPCS64SI16 EPCS64SI16N-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页
Active Serial FPGA Configuration
Page 5
Serial Configuration (EPCS) Devices Datasheet
January 2014
Altera Corporation
Figure 3 shows the configuration of an FPGA device in the AS configuration scheme
with an EPCS device using the APU or a third-party programmer.
In an AS configuration, the FPGA acts as the configuration master in the
configuration flow and provides the clock to the EPCS device. The FPGA enables the
EPCS device by pulling the nCS signal low using the nCSO signal as shown in Figure 2
and Figure 3. Then, the FPGA sends the instructions and addresses to the EPCS device
using the ASDO signal. The EPCS device responds to the instructions by sending the
configuration data to the FPGA’s DATA0 pin on the falling edge of DCLK. The data is
latched into the FPGA on the next DCLK signal’s falling edge.
1 Before the FPGA enters configuration mode, ensure that VCC of the EPCS device is
ready. If VCC is not ready, you must hold nCONFIG low until all power rails of EPCS
device are ready.
The FPGA controls the nSTATUS and CONF_DONE pins during configuration in the AS
mode. If the CONF_DONE signal does not go high at the end of configuration, or if the
signal goes high too early, the FPGA pulses its nSTATUS pin low to start a
reconfiguration. If the configuration is successful, the FPGA releases the CONF_DONE
pin, allowing the external 10-k resistor to pull the CONF_DONE signal high. The FPGA
initialization begins after the CONF_DONE pin goes high. After the initialization, the
FPGA enters user mode.
f For more information about configuring the FPGAs in AS configuration mode or
other configuration modes, refer to the configuration chapter in the appropriate
device handbook.
Figure 3. Altera FPGA Configuration in AS Mode Using APU or a Third-party Programmer (1), (4)
Notes to Figure 3:
(1) For more information about the VCC value, refer to the configuration chapter in the appropriate device handbook.
(2) EPCS devices cannot be cascaded.
(3) Connect the MSEL[] input pins to select the AS configuration mode. For more information, refer to the configuration chapter in the appropriate
device handbook.
(4) For more information about configuration pin I/O requirements in an AS configuration scheme for an Altera FPGA, refer to the configuration
chapter in the appropriate device handbook.
DATA
DCLK
nCS
ASDI
DATA0
DCLK
nCSO
nCE
nCONFIG
nSTATUS
MSEL[]
nCEO
CONF_DONE
ASDO
VCC (1) VCC (1) VCC (1)
10 k
Ω
10 k
Ω
10 k
Ω
(3)
Altera FPGA
EPCS Device (2)
N.C.
相关PDF资料 |
PDF描述 |
|---|---|
| XC17S15ASO20C | IC PROM SER 5000 C-TEMP 20-SOIC |
| ICL7663SACBAZA-T | IC REG LDO ADJ 40MA 8-SOIC |
| HMC25DRYN-S734 | CONN EDGECARD 50POS DIP .100 SLD |
| EEC26DRYH-S13 | CONN EDGECARD 52POS .100 EXTEND |
| XC17S15APD8I | IC PROM SER 5000 I-TEMP 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPCSC2.5T | 功能描述:接线端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
| EPCSC2.5T1-2 | 功能描述:接线端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
| EPCSC2.5T2-2 | 功能描述:接线端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
| EPCSC2.5T2-2/BL | 功能描述:接线端子工具和配件 End Plate , Black (50) RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
| EPCSC2.5T2-2/BU | 功能描述:接线端子工具和配件 End Plate , Blue (50) RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
发布紧急采购，3分钟左右您将得到回复。