参数资料
型号: EPF10K30ABC356-2
厂商: Altera
文件页数: 89/128页
文件大小: 0K
描述: IC FLEX 10KA FPGA 30K 356-BGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 24
系列: FLEX-10K®
LAB/CLB数: 216
逻辑元件/单元数: 1728
RAM 位总计: 12288
输入/输出数: 246
门数: 69000
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 356-BGA
供应商设备封装: 356-BGA(35x35)
Altera Corporation
63
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Table 36. Interconnect Timing Microparameters
Symbol
Parameter
Conditions
tDIN2IOE
Delay from dedicated input pin to IOE control input
tDCLK2LE
Delay from dedicated clock pin to LE or EAB clock
tDIN2DATA
Delay from dedicated input or clock to LE or EAB data
tDCLK2IOE
Delay from dedicated clock pin to IOE clock
tDIN2LE
Delay from dedicated input pin to LE or EAB control input
tSAMELAB
Routing delay for an LE driving another LE in the same LAB
tSAMEROW
Routing delay for a row IOE, LE, or EAB driving a row IOE, LE, or EAB in the
same row
tSAMECOLUMN
Routing delay for an LE driving an IOE in the same column
tDIFFROW
Routing delay for a column IOE, LE, or EAB driving an LE or EAB in a different
row
tTWOROWS
Routing delay for a row IOE or EAB driving an LE or EAB in a different row
tLEPERIPH
Routing delay for an LE driving a control signal of an IOE via the peripheral
control bus
tLABCARRY
Routing delay for the carry-out signal of an LE driving the carry-in signal of a
different LE in a different LAB
tLABCASC
Routing delay for the cascade-out signal of an LE driving the cascade-in
signal of a different LE in a different LAB
Table 37. External Timing Parameters
Symbol
Parameter
Conditions
tDRR
Register-to-register delay via four LEs, three row interconnects, and four local
interconnects
tINSU
Setup time with global clock at IOE register
tINH
Hold time with global clock at IOE register
tOUTCO
Clock-to-output delay with global clock at IOE register
Table 38. External Bidirectional Timing Parameters
Symbol
Parameter
Condition
tINSUBIDIR
Setup time for bidirectional pins with global clock at adjacent LE register
tINHBIDIR
Hold time for bidirectional pins with global clock at adjacent LE register
tOUTCOBIDIR
Clock-to-output delay for bidirectional pins with global clock at IOE register
tXZBIDIR
Synchronous IOE output buffer disable delay
tZXBIDIR
Synchronous IOE output buffer enable delay, slow slew rate = off
相关PDF资料
PDF描述
EP4CE75F23C9LN IC CYCLONE IV FPGA 75K 484FBGA
25LC160CT-I/MNY IC SRL EEPROM 2KX8 2.5V 8-TDFN
EP4CE75F23C8N IC CYCLONE IV FPGA 75K 484FBGA
M1AGL1000V5-FGG256I IC FPGA 1KB FLASH 1M 256-FBGA
M1AGL1000V5-FG256I IC FPGA 1KB FLASH 1M 256-FBGA
相关代理商/技术参数
参数描述
EPF10K30ABC356-3 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 246 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF10K30ABI356-3 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPF10K30AFC256-1 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF10K30AFC256-2 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF10K30AFC256-2N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 191 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256