参数资料
型号: EPM7096LC68-10H
厂商: ALTERA CORP
元件分类: PLD
英文描述: EE PLD, 10 ns, PQCC68
封装: PLASTIC, LCC-68
文件页数: 18/66页
文件大小: 1486K
代理商: EPM7096LC68-10H
Altera Corporation
25
MAX 7000 Programmable Logic Device Family Data Sheet
Design Security
All MAX 7000 devices contain a programmable security bit that controls
access to the data programmed into the device. When this bit is
programmed, a proprietary design implemented in the device cannot be
copied or retrieved. This feature provides a high level of design security
because programmed data within EEPROM cells is invisible. The security
bit that controls this function, as well as all other programmed data, is
reset only when the device is reprogrammed.
Generic Testing
Each MAX 7000 device is functionally tested. Complete testing of each
programmable EEPROM bit and all internal logic elements ensures 100%
programming yield. AC test measurements are taken under conditions
equivalent to those shown in Figure 10. Test patterns can be used and then
erased during early stages of the production flow.
Figure 10. MAX 7000 AC Test Conditions
QFP Carrier &
Development
Socket
MAX 7000 and MAX 7000E devices in QFP packages with 100 or more
pins are shipped in special plastic carriers to protect the QFP leads. The
carrier is used with a prototype development socket and special
programming hardware available from Altera. This carrier technology
makes it possible to program, test, erase, and reprogram a device without
exposing the leads to mechanical stress.
f For detailed information and carrier dimensions, refer to the QFP Carrier
1
MAX 7000S devices are not shipped in carriers.
VCC
To Test
System
C1 (includes JIG
capacitance)
Device input
rise and fall
times < 3 ns
Device
Output
464
Ω
[703
Ω]
250
[8.06
]
Ω
K
Ω
Power supply transients can affect AC
measurements. Simultaneous
transitions of multiple outputs should be
avoided for accurate measurement.
Threshold tests must not be performed
under AC conditions. Large-amplitude,
fast ground-current transients normally
occur as the device outputs discharge
the load capacitances. When these
transients flow through the parasitic
inductance between the device ground
pin and the test system ground,
significant reductions in observable
noise immunity can result. Numbers in
brackets are for 2.5-V devices and
outputs. Numbers without brackets are
for 3.3-V devices and outputs.
相关PDF资料
PDF描述
EPM7096LC84-12H EE PLD, 12 ns, PQCC84
EPM7128SLC84-10F EE PLD, 10 ns, PQCC84
EPM7128SLC84-15F EE PLD, 15 ns, PQCC84
EPM7128SLC84-7F EE PLD, 7.5 ns, PQCC84
EPM7512BBI256-10 EE PLD, 10 ns, PBGA256
相关代理商/技术参数
参数描述
EPM7096LC68-12 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 96 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7096LC68-15 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 96 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7096LC68-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7096LC68-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7096LC68-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 96 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100