收藏本站
参数资料
型号： EPM7096LC68-12
厂商： Altera Corporation
英文描述： Programmable Logic Device Family
中文描述： 可编程逻辑器件系列
文件页数： 18/62页
文件大小： 1173K
代理商： EPM7096LC68-12
18
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Open-Drain Output Option (MAX 7000S Devices Only)
MAX 7000S devices provide an optional open-drain (functionally
equivalent to open-collector) output for each I/ O pin. This open-drain
output enables the device to provide system-level control signals (e.g.,
interrupt and write enable signals) that can be asserted by any of several
devices. It can also provide an additional wired-
OR
plane.
By using an external 5.0-V pull-up resistor, output pins on MAX 7000S
devices can be set to meet 5.0-V CMOS input voltages. When V
CCIO
is
3.3V, setting the open drain option will turn off the output pull-up
transistor, allowing the external pull-up resistor to pull the output high
enough to meet 5.0-V CMOS input voltages. When V
CCIO
is 5.0V, setting
the output drain option is not necessary because the pull-up transistor will
already turn off when the pin exceeds approximately 3.8 V, allowing the
external pull-up resistor to pull the output high enough to meet 5.0-V
CMOS input voltages.
Slew-Rate Control
The output buffer for each MAX 7000E and MAX 7000S I/ O pin has an
adjustable output slew rate that can be configured for low-noise or high-
speed performance. A faster slew rate provides high-speed transitions for
high-performance systems. However, these fast transitions may introduce
noise transients into the system. A slow slew rate reduces system noise,
but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the
Turbo Bit is turned off, the slew rate is set for low noise performance. For
MAX 7000S devices, each I/ O pin has an individual EEPROM bit that
controls the slew rate, allowing designers to specify the slew rate on a
pin-by-pin basis.
Programming
with External
Hardware
MAX 7000 devices can be programmed on Windows-based PCs with the
Altera Logic Programmer card, the Master Programming Unit (MPU),
and the appropriate device adapter. The MPU performs a continuity
check to ensure adequate electrical contact between the adapter and the
device.
f
Altera Programming Hardware Data Sheet
.
The Altera development system can use text- or waveform-format test
vectors created with the Text Editor or Waveform Editor to test the
programmed device. For added design verification, designers can
perform functional testing to compare the functional behavior of a
MAX 7000 device with the results of simulation. Moreover, Data I/ O, BP
Microsystems, and other programming hardware manufacturers also
provide programming support for Altera devices.
f
For more information, see the
Programming Hardware Manufacturers
.
相关PDF资料
PDF描述
EPM7512AE Programmable Logic Device Family(MAX7000A可编程逻辑系列器件)
EPM7256AE Programmable Logic Device Family(MAX7000A可编程逻辑系列器件)
EPM9320A Programmable Logic Device Family(MAX9000可编程逻辑系列器件)
EPM9480 Programmable Logic Device Family(MAX9000可编程逻辑系列器件)
EPM9320 Programmable Logic Device Family(MAX9000可编程逻辑系列器件)
相关代理商/技术参数
参数描述
EPM7096LC68-15 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 96 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7096LC68-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7096LC68-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
EPM7096LC68-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 96 Macro 52 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7096LC84 制造商:未知厂家 制造商全称:未知厂家 功能描述:UV-Erasable/OTP Complex PLD
发布紧急采购，3分钟左右您将得到回复。