参数资料
型号: EPM7160SLC84-7
厂商: Altera
文件页数: 14/66页
文件大小: 0K
描述: IC MAX 7000 CPLD 160 84-PLCC
标准包装: 75
系列: MAX® 7000
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 4.75 V ~ 5.25 V
逻辑元件/逻辑块数目: 10
宏单元数: 160
门数: 3200
输入/输出数: 64
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
包装: 管件
产品目录页面: 604 (CN2011-ZH PDF)
其它名称: 544-2047
544-2047-5
544-2047-ND
EPM7160SLC84-7-ND
Altera Corporation
21
MAX 7000 Programmable Logic Device Family Data Sheet
By using an external 5.0-V pull-up resistor, output pins on MAX
7000S devices can be set to meet 5.0-V CMOS input voltages. When
VCCIO is 3.3 V, setting the open drain option will turn off the output
pull-up transistor, allowing the external pull-up resistor to pull the
output high enough to meet 5.0-V CMOS input voltages. When
VCCIO is 5.0 V, setting the output drain option is not necessary
because the pull-up transistor will already turn off when the pin
exceeds approximately 3.8 V, allowing the external pull-up resistor to
pull the output high enough to meet 5.0-V CMOS input voltages.
Slew-Rate Control
The output buffer for each MAX 7000E and MAX 7000S I/O pin has
an adjustable output slew rate that can be configured for low-noise
or high-speed performance. A faster slew rate provides high-speed
transitions for high-performance systems. However, these fast
transitions may introduce noise transients into the system. A slow
slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns.
In MAX 7000E devices, when the Turbo Bit is turned off, the slew
rate is set for low noise performance. For MAX 7000S devices, each
I/O pin has an individual EEPROM bit that controls the slew rate,
allowing designers to specify the slew rate on a pin-by-pin basis.
Programming with
External Hardware
MAX 7000 devices can be programmed on Windows-based PCs with
the Altera Logic Programmer card, the Master Programming Unit
(MPU), and the appropriate device adapter. The MPU performs a
continuity check to ensure adequate electrical contact between the
adapter and the device.
f For more information, see the Altera Programming Hardware Data
The Altera development system can use text- or waveform-format
test vectors created with the Text Editor or Waveform Editor to test
the programmed device. For added design verification, designers
can perform functional testing to compare the functional behavior of
a MAX 7000 device with the results of simulation. Moreover, Data
I/O, BP Microsystems, and other programming hardware
manufacturers also provide programming support for Altera
devices.
f For more information, see the Programming Hardware Manufacturers.
相关PDF资料
PDF描述
EPM7160SQC160-10 IC MAX 7000 CPLD 160 160-PQFP
GMA49DRMD-S288 CONN EDGECARD 98POS .125 EXTEND
EPM7256AETC144-10 IC MAX 7000 CPLD 256 144-TQFP
GCJ219R72A333KA01D CAP CER 0.033UF 100V X7R 0805
EPM2210F324I5 IC MAX II CPLD 2210 LE 324-FBGA
相关代理商/技术参数
参数描述
EPM7160SLI84-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 64 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 104 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 104 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-15 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:High-performance, EEPROM-based programmable logic devices PLDs) based on second-generation MAX architecture
EPM7160SQC1606 制造商:Altera Corporation 功能描述: