参数资料
型号: EPM7160SLC84-7
厂商: Altera
文件页数: 33/66页
文件大小: 0K
描述: IC MAX 7000 CPLD 160 84-PLCC
标准包装: 75
系列: MAX® 7000
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 4.75 V ~ 5.25 V
逻辑元件/逻辑块数目: 10
宏单元数: 160
门数: 3200
输入/输出数: 64
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 84-LCC(J 形引线)
供应商设备封装: 84-PLCC(29.31x29.31)
包装: 管件
产品目录页面: 604 (CN2011-ZH PDF)
其它名称: 544-2047
544-2047-5
544-2047-ND
EPM7160SLC84-7-ND
Altera Corporation
39
MAX 7000 Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more
information on switching waveforms.
(2)
This parameter applies to MAX 7000E devices only.
(3)
This minimum pulse width for preset and clear applies for both global clear and array controls. The tLPA parameter
must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal
path.
(4)
This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This
parameter applies for both global and array clocking.
(5)
These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(6)
The fMAX values represent the highest frequency for pipelined data.
(7)
Operating conditions: VCCIO = 3.3 V ± 10% for commercial and industrial use.
(8)
The tLPA parameter must be added to the tLAD, tLAC, tIC, tEN, tSEXP, tACL, and tCPPW parameters for macrocells
running in the low-power mode.
Tables 27 and 28 show the EPM7032S AC operating conditions.
Table 27. EPM7032S External Timing Parameters (Part 1 of 2)
Symbol
Parameter
Conditions
Speed Grade
Unit
-5
-6
-7
-10
Min
Max
Min
Max
Min
Max
Min
Max
tPD1
Input to non-registered output
C1 = 35 pF
5.0
6.0
7.5
10.0
ns
tPD2
I/O input to non-registered
output
C1 = 35 pF
5.0
6.0
7.5
10.0
ns
tSU
Global clock setup time
2.9
4.0
5.0
7.0
ns
tH
Global clock hold time
0.0
ns
tFSU
Global clock setup time of fast
input
2.5
3.0
ns
tFH
Global clock hold time of fast
input
0.0
0.5
ns
tCO1
Global clock to output delay
C1 = 35 pF
3.2
3.5
4.3
5.0
ns
tCH
Global clock high time
2.0
2.5
3.0
4.0
ns
tCL
Global clock low time
2.0
2.5
3.0
4.0
ns
tASU
Array clock setup time
0.7
0.9
1.1
2.0
ns
tAH
Array clock hold time
1.8
2.1
2.7
3.0
ns
tACO1
Array clock to output delay
C1 = 35 pF
5.4
6.6
8.2
10.0
ns
tACH
Array clock high time
2.5
3.0
4.0
ns
tACL
Array clock low time
2.5
3.0
4.0
ns
tCPPW
Minimum pulse width for clear
and preset
2.5
3.0
4.0
ns
tODH
Output data hold time after
clock
C1 = 35 pF (3)
1.0
ns
tCNT
Minimum global clock period
5.7
7.0
8.6
10.0
ns
fCNT
Maximum internal global clock
frequency
175.4
142.9
116.3
100.0
MHz
tACNT
Minimum array clock period
5.7
7.0
8.6
10.0
ns
相关PDF资料
PDF描述
EPM7160SQC160-10 IC MAX 7000 CPLD 160 160-PQFP
GMA49DRMD-S288 CONN EDGECARD 98POS .125 EXTEND
EPM7256AETC144-10 IC MAX 7000 CPLD 256 144-TQFP
GCJ219R72A333KA01D CAP CER 0.033UF 100V X7R 0805
EPM2210F324I5 IC MAX II CPLD 2210 LE 324-FBGA
相关代理商/技术参数
参数描述
EPM7160SLI84-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 64 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 104 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 160 Macro 104 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7160SQC160-15 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:High-performance, EEPROM-based programmable logic devices PLDs) based on second-generation MAX architecture
EPM7160SQC1606 制造商:Altera Corporation 功能描述: