参数资料
型号: EPM9320ALC84-10
文件页数: 39/42页
文件大小: 489K
代理商: EPM9320ALC84-10
6
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
Figure 1. MAX 9000 Device Block Diagram
Logic Array Blocks
The MAX 9000 architecture is based on linking high-performance, flexible
logic array modules called logic array blocks (LABs). LABs consist of
16-macrocell arrays that are fed by the LAB local array, as shown in
Figure 2 on page 7. Multiple LABs are linked together via the FastTrack
Interconnect, a series of fast, continuous channels that run the entire
length and width of the device. The I/O pins are supported by I/O cells
(IOCs) located at the end of each row (horizontal) and column (vertical)
path of the FastTrack Interconnect.
Each LAB is fed by 33 inputs from the row interconnect and 16 feedback
signals from the macrocells within the LAB. All of these signals are
available within the LAB in their true and inverted form. In addition,
16 shared expander product terms (“expanders”) are available in their
inverted form, for a total of 114 signals that feed each product term in the
LAB. Each LAB is also fed by two low-skew global clocks and one global
clear that can be used for register control signals in all 16 macrocells.
IOC
I/O Cell
(IOC)
Logic Array
Block (LAB)
Macrocell
FastTrack
Interconnect
IOC
LAB Local Array
相关PDF资料
PDF描述
EPM9320ALI84-10
EPM9320ARC208-10
EPM9320ARI208-10
EPM9320BC356-20
EPM9320BI356-15
相关代理商/技术参数
参数描述
EPM9320ALC84-10N 制造商:Altera Corporation 功能描述:IC MAX
EPM9320ALI84-10 制造商:Altera Corporation 功能描述:IC MAX 84PLCC 制造商:Altera Corporation 功能描述:IC CPLD 320MC 10NS 84PLCC
EPM9320ARC208-10 制造商:Altera Corporation 功能描述:IC CPLD 320MC 10NS 208RQFP 制造商:Altera Corporation 功能描述:IC MAX 208RQFP
EPM9320ARC208-10N 制造商:Altera Corporation 功能描述:IC CPLD 320MC 10NS 208RQFP 制造商:Altera Corporation 功能描述:IC MAX 208RQFP
EPM9320ARI208-10 制造商:Altera Corporation 功能描述:IC CPLD 320MC 10NS 208RQFP