- 您现在的位置：买卖IC网 > PDF目录362754 > EPXA4 (Altera Corporation) Excalibur Devices PDF资料下载
参数资料
| 型号： | EPXA4 |
| 厂商： | Altera Corporation |
| 英文描述： | Excalibur Devices |
| 中文描述： | 神剑设备 |
| 文件页数： | 3/34页 |
| 文件大小： | 277K |
| 代理商： | EPXA4 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Altera Corporation
3
Excalibur EPXA4 Devices Errata Sheet
2.2
Locking Mechanism is Non-Functional
Using the DPRAM locking mechanism for simultaneous accesses from the
stripe and PLD results in incorrect memory accesses. Simultaneous
accesses to different addresses are not affected.
Work Around
Do not use the DPRAM locking feature. Instead, use a handshake
mechanism such as a semaphore to control PLD and stripe accesses to
common DPRAM addresses.
AHB Bridges
This section provides further information about errata in the AHB
bridges.
3.1
Back-to-back Transactions through the PLD-to-Stripe Bridge Can
Cause Lock-up
If the non-sequential address phase of a new transaction occurs in the
same clock cycle as the final data phase of the previous transaction, the
slave interface of the PLD-to-stripe bridge issues erroneous wait states
causing masters to the PLD-to-stripe bridge in the PLD to lock up.
Incorrect transactions can occur on AHB2.
Work Around
Insert an IDLE address phase between all transactions.
3.2
Corrupted State of the Stripe-to-PLD Bridge after PLD
Reconfiguration under Processor Control
If the
MASTER_HCLK
signal is active during PLD reconfiguration under
processor control, the stripe-to-PLD bridge can become corrupted before
the device enters user mode. The bridge cannot respond to AHB2
transactions, which causes the AHB2 bus to lock up. Gating the source of
MASTER_HCLK
with
INIT_DONE
does not prevent the potential lock up.
Work Arounds
To avoid corrupting the bridge during PLD reconfiguration, the clock
driving
MASTER_HCLK
must be inactive before the PLD enters user mode.
This can be achieved in either of the following ways:
■
Software work around
—compile the design using Quartus
II version
2.1 or higher. These versions of Quartus II route the stripe-to-PLD
bridge signals specifically to avoid the bridge lock up. The routing
相关PDF资料 |
PDF描述 |
|---|---|
| EPZ3001G | Power Choke |
| EPZ3003G | Power Choke |
| EPZ3006G | Power Choke |
| EPZ3011G | Power Choke |
| EPZ3011G-LF | Power Choke |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPXA4F1020C1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA4F1020C1ES | 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA4F1020C2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA4F1020C2ES | 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
| EPXA4F1020C3 | 制造商:Altera Corporation 功能描述:IC EXCALIBUR ARM 1020FBGA |
发布紧急采购，3分钟左右您将得到回复。