参数资料
型号: EVAL-AD5545SDZ
厂商: Analog Devices Inc
文件页数: 3/24页
文件大小: 0K
描述: BOARD EVAL FOR AD5545
标准包装: 1
系列: *
Data Sheet
AD5545/AD5555
Rev. G | Page 11 of 24
Table 7. AD5545 Control Logic Truth Table1, 2
CS
CLK
LDAC
RS
MSB
Serial Shift Register Function
Input Register Function
DAC Register
H
X
H
X
No effect
Latched
L
H
X
No effect
Latched
L
+
H
X
Shift register data advanced one bit
Latched
L
H
X
No effect
Latched
+
L
H
X
No effect
Selected DAC updated
with current SR current
Latched
H
X
L
H
X
No effect
Latched
Transparent
H
X
H
X
No effect
Latched
H
X
+
H
X
No effect
Latched
H
X
H
L
0
No effect
Latched data = 0x0000
H
X
H
L
H
No effect
Latched data = 0x8000
1 SR = shift register,
+ = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
Table 8. AD5555 Control Logic Truth Table1, 2
CS
CLK
LDAC
RS
MSB
Serial Shift Register Function
Input Register Function
DAC Register
H
X
H
X
No effect
Latched
L
H
X
No effect
Latched
L
+
H
X
Shift register data advanced one bit
Latched
L
H
X
No effect
Latched
+
L
H
X
No effect
Selected DAC updated
with current SR current
Latched
H
X
L
H
X
No effect
Latched
Transparent
H
X
H
X
No effect
Latched
H
X
+
H
X
No effect
Latched
H
X
H
L
0
No effect
Latched data = 0x0000
H
X
H
L
H
No effect
Latched data = 0x2000
1 SR = shift register,
+ = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
POWER-UP SEQUENCE
It is recommended to power-up VDD and ground prior to any
reference voltages. The ideal power-up sequence is AGNDx,
DGND, VDD, VREFx, and digital inputs. A noncompliance
power-up sequence can elevate reference current, but the device
will resume normal operation once VDD is powered.
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The input leads should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to
the device should be bypassed with 0.01 μF to 0.1 μF disc or
chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or
electrolytic capacitors should also be applied at VDD to minimize
any transient disturbance and to filter any low frequency ripple
(see Figure 20). Users should not apply switching regulators for
VDD due to the power supply rejection ratio degradation over
frequency.
AD5545/
AD5555
VDD
AGNDX
DGND
02918- 0- 008
C1
+
C2
10
F
0.1
F
Figure 20. Power Supply Bypassing and Grounding Connection
GROUNDING
The DGND and AGNDx pins of the AD5545/AD5555 refer to the
digital and analog ground references. To minimize the digital
ground bounce, the DGND terminal should be joined remotely
at a single point to the analog ground plane (see Figure 20).
相关PDF资料
PDF描述
RCC22DCMH CONN EDGECARD 44POS .100 WW
V48C2E50B2 CONVERTER MOD DC/DC 2V 50W
RMC07DRTN-S13 CONN EDGECARD 14POS .100 EXTEND
SC53LC-3R3 INDUCTOR SMD 3.3UH 2.36A 100KHZ
AP2162AFGEG-7 IC PWR SW USB 2CH 1A 8-DFN
相关代理商/技术参数
参数描述
EVAL-AD5546SDZ 功能描述:BOARD EVAL FOR AD5546 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5551/52EB 制造商:Analog Devices 功能描述:EVAL KIT FOR AD5551 5 V, SERL-INPUT VOLT-OUTPUT, 14BIT DACS - Bulk
EVAL-AD5560EBUZ 功能描述:BOARD EVALUATION FOR AD5560 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-AD5570EB 制造商:Analog Devices 功能描述:DEV TOOLS, TRUE ACCURACY, 16BIT 12V/ 15V, SERL INPUT VOLT O - Bulk
EVAL-AD5570EBZ 功能描述:BOARD EVALUATION FOR AD5570 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581