参数资料
型号: EVAL-AD7366SDZ
厂商: Analog Devices Inc
文件页数: 14/29页
文件大小: 0K
描述: BOARD EVAL FOR AD7366
标准包装: 1
系列: iCMOS®
ADC 的数量: 2
位数: 12
采样率(每秒): 1M
数据接口: 串行
输入范围: ±10 V
在以下条件下的电源(标准): 70mW @ 1MSPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7366
已供物品:
AD7366/AD7367
Rev. D | Page 20 of 28
MODES OF OPERATION
The mode of operation of the AD7366/AD7367 is selected by
the logic state of the CNVST signal at the end of a conversion.
There are two possible modes of operation: normal mode and
shutdown mode. These modes of operation are designed to
provide flexible power management options, which can be
chosen to optimize the power dissipation/throughput rate
ratio for differing application requirements.
NORMAL MODE
Normal mode is intended for applications that require fast
throughput rates. In normal mode, the AD7366/AD7367
remain fully powered at all times, so the user does not need to
worry about power-up times. Figure 22 shows the general mode
of operation of the AD7366 in normal mode; Figure 23 shows
normal mode for the AD7367.
The conversion is initiated on the falling edge of CNVST as
described in the Circuit Information section. To ensure that
the part remains fully powered up at all times, CNVST must be
at logic state high before the BUSY signal goes low. If CNVST is
at logic state low when the BUSY signal goes low, the analog
circuitry powers down and the part ceases converting. The
BUSY signal remains high for the duration of the conversion.
The CS pin must be brought low to bring the data bus out of
three-state. Therefore, 12 SCLK cycles are required to read the
conversion result from the AD7366 and 14 SCLK cycles are
required to read the conversion result from the AD7367. The
DOUT lines return to three-state only when CS is brought high. If
CS is left low for an additional 12 SCLK cycles for the AD7366 or
14 SCLK cycles for the AD7367, the result from the other on-chip
ADC is also accessed on the same DOUT line, as shown in Figure 27
When 24 SCLK cycles have elapsed for the AD7366 or 28 SCLK
cycles for the AD7367, the DOUT line returns to three-state only
when CS is brought high, not on the 24th or 28th SCLK falling
edge. If CS is brought high prior to this, the DOUT line returns to
three-state at that point. Thus, CS must be brought high when
the read is completed, because the bus does not automatically
return to three-state upon completion of the dual result read.
When a data transfer is complete and DOUTA and DOUTB have
returned to three-state, another conversion can be initiated after
the quiet time, tQUIET, has elapsed by bringing CNVST low again.
CNVST
BUSY
SCLK
t2
t1
t3
SERIAL READ OPERATION
CS
1
12
tCONVERT
tQUIET
06703-
024
Figure 22. Normal Mode Operation for the AD7366
BUSY
SCLK
t2
t1
t3
SERIAL READ OPERATION
CS
1
14
tCONVERT
tQUIET
06703-
025
CNVST
Figure 23. Normal Mode Operation for the AD7367
相关PDF资料
PDF描述
EBC15DRTS-S734 CONN EDGECARD 30POS DIP .100 SLD
EBC43DCMD CONN EDGECARD 86POS .100 WW
ESC06DRTN-S734 CONN EDGECARD 12POS DIP .100 SLD
EVAL-AD7328SDZ BOARD EVAL FOR AD7328
ESC06DRTH-S734 CONN EDGECARD 12POS DIP .100 SLD
相关代理商/技术参数
参数描述
EVAL-AD7367CBZ 制造商:AD 制造商全称:Analog Devices 功能描述:True Bipolar Input, Dual 1 レs, 12-/14-Bit, 2-Channel SAR ADCs
EVAL-AD7367SDZ 功能描述:数据转换 IC 开发工具 EVALUATION CONTROL BOARD I.C. RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
EVAL-AD7376EBZ 功能描述:BOARD EVAL FOR AD7376 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD7400AEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7400AEDZ 功能描述:BOARD EVAL AD7400A RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCoupler® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件