- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7657-1EDZ (Analog Devices Inc)BOARD EVAL CONTROL AD7657-1 PDF资料下载
参数资料
| 型号： | EVAL-AD7657-1EDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL CONTROL AD7657-1 |
| 标准包装： | 1 |
| 系列： | iCMOS® |
| ADC 的数量： | 6 |
| 位数： | 14 |
| 采样率（每秒）： | 250k |
| 数据接口： | 串行，并联 |
| 输入范围： | ±10 V |
| 在以下条件下的电源（标准）： | 140mW @ 250kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7657-1 |
| 已供物品： | 板 |
| 相关产品： | AD7657YSTZ-1-RL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657YSTZ-1-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657BSTZ-1-RL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657BSTZ-1-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657YSTZ-REEL-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657YSTZ-ND - IC ADC 14BIT 6CH 250KSPS 64LQFP AD7657BSTZ-ND - IC ADC 14BIT 6CH 250KSPS 64-LQFP AD7657BSTZ-REEL-ND - IC ADC 14BIT 6CH 250KSPS 64-LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
AD7656-1/AD7657-1/AD7658-1
Rev. D | Page 23 of 32
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Data can be read from the AD7656-1/AD7657-1/AD7658-1 via
the parallel data bus with standard CS and RD signals (W/B = 0).
To read the data over the parallel bus, tie SER/PAR SEL low. The
CS and RD input signals are internally gated to enable the
conversion result onto the data bus. The data lines DB0 to DB15
leave their high impedance state when both CS and RD are
logic low.
The CS signal can be permanently tied low, and the RD signal
can be used to access the conversion results. A read operation
can take place after the BUSY signal goes low. The number of
required read operations depends on the number of ADCs that
are simultaneously sampled (see Figure 29). If CONVST A
and CONVST B are simultaneously brought low, four read
operations are required to obtain the conversion results from
V1, V2, V3, and V4. If CONVST A and CONVST C are
simultaneously brought low, four read operations are required
to obtain the conversion results from V1, V2, V5, and V6.
The conversion results are output in ascending order. For
the AD7657-1, DB15 and DB14 contain two leading 0s, and
DB[13:0] output the 14-bit conversion result. For the AD7658-1,
DB[15:12] contain four leading 0s, and DB[11:0] output the
12-bit conversion result.
When using the three CONVST signals to independently
initiate conversions on the three ADC pairs, once a rising edge
occurs on any one CONVST pin to initiate a conversion then any
further CONVST rising edges on any of the CONVST pins are
ignored while BUSY is high.
Although a conversion can be initiated during a read sequence,
it is not recommended practice, because doing so may affect the
performance of the conversion. For the specified performance,
it is recommended to perform the read after the conversion.
For unused input channel pairs, tie the associated CONVST pin
to VDRIVE.
If there is only an 8-bit bus available, the AD7656-1/AD7657-1/
AD7658-1 parallel interface can be configured to operate in byte
mode (W/B = 1). In this configuration, the DB7/HBEN/DCEN
pin takes on its HBEN function. Each channel conversion result
from the AD7656-1/AD7657-1/AD7658-1 can be accessed in
two read operations, with eight bits of data provided on DB15
to DB8 for each of the read operations (see Figure 30). The
HBEN pin determines whether the read operation first accesses
the high byte or the low byte of the 16-bit conversion result. To
always access the low byte first on DB15 to DB8, tie the HBEN
pin low. To always access the high byte first on DB15 to DB8, tie
the HBEN pin high. In byte mode when all three CONVST pins
are pulsed together to initiate simultaneous conversions on all six
ADCs, 12 read operations are necessary to read back the six
16-/14-/12-bit conversion results. DB[6:0] should be left
unconnected in byte mode.
V1
V2
V3
V4
V5
V6
CONVST A,
CONVST B,
CONVST C
BUSY
CS
RD
DATA
tQUIET
t7
t8
t9
t4
t2
t3
t5
t6
tACQ
tCONV
t10
07017-
027
Figure 29. Parallel Interface Timing Diagram (W/B = 0)
LOW BYTE
HIGH BYTE
DB15 TO DB8
CS
RD
t3
t6
t7
t8
t4
t5
t9
07017-
028
Figure 30. Parallel Interface—Read Cycle for Byte Mode of Operation (W/B = 1, HBEN = 0)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B71-EY | CONVERTER MOD DC/DC 12V 50W |
| PCMC135T-1R0MF | COIL 1.0 UH POWER CHOKE 20% SMD |
| SDR0703-680KL | INDUCTOR POWER 68UH SMD |
| EVAL-AD7656-1EDZ | BOARD EVAL CONTROL AD7656-1 |
| VI-B70-EY | CONVERTER MOD DC/DC 5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7657CBZ | 功能描述:BOARD EVAL FOR AD7657 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7658-1EDZ | 制造商:AD 制造商全称:Analog Devices 功能描述:250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-/14-/12-Bit ADC |
| EVAL-AD7658-1SDZ | 功能描述:数据转换 IC 开发工具 Evaluation Control Board RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| EVAL-AD7658CBZ | 功能描述:BOARD EVAL FOR AD7658 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7660CB | 制造商:AD 制造商全称:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
发布紧急采购，3分钟左右您将得到回复。