参数资料
型号: EVAL-AD7920CBZ
厂商: Analog Devices Inc
文件页数: 11/24页
文件大小: 0K
描述: BOARD EVALUATION FOR AD7920
标准包装: 1
ADC 的数量: 1
位数: 12
采样率(每秒): 250k
数据接口: 串行
输入范围: 0 ~ Vdd
在以下条件下的电源(标准): 12.5mW @ 250kSPS,5V
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7920
已供物品: 板,CD
相关产品: AD7920BKSZ-500RL7TR-ND - IC ADC 12BIT SRL 250KSPS SC70-6
AD7920AKSZ-REEL7-ND - IC ADC 12BIT SRL 250KSPS SC70-6
AD7920AKSZ-500RL7TR-ND - IC ADC 12BIT SRL 250KSPS SC70-6
AD7920BRMZ-REEL7-ND - IC ADC 12BIT SRL 250KSPS 8MSOP
AD7920BKSZ-REEL7-ND - IC ADC 12BIT SRL 250KSPS SC70-6
AD7920BKSZ-REEL-ND - IC ADC 12BIT SRL 250KSPS SC70-6
AD7920BRMZ-REEL-ND - IC ADC 12BIT SRL 250KSPS 8MSOP
AD7920BRMZ-ND - IC ADC 12BIT 250KSPS 8-MSOP
AD7910/AD7920
Rev. C | Page 19 of 24
SERIAL INTERFACE
Figure 23 and Figure 24 show the detailed timing diagram for
serial interfacing to the AD7920 and AD7910, respectively. The
serial clock provides the conversion clock and also controls the
transfer of information from the AD7910/AD7920 during
conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track-and-hold into hold mode
and takes the bus out of three-state; the analog input is sampled
at that point. The conversion is also initiated at this point.
For the AD7920, the conversion requires 16 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, track-and-
hold goes back into track on the next SCLK rising edge, as
shown in Figure 23 at Point B. On the 16th SCLK falling edge,
the SDATA line goes back into three-state. If the rising edge of
CS occurs before 16 SCLKs have elapsed then the conversion is
terminated and the SDATA line goes back into three-state;
otherwise, SDATA returns to three-state on the 16th SCLK
falling edge, as shown in Figure 23. Sixteen serial clock cycles
are required to perform the conversion process and to access
data from the AD7920.
For the AD7910, the conversion requires 14 SCLK cycles to
complete. Once 13 SCLK falling edges have elapsed, track-and-
hold goes back into track on the next SCLK rising edge, as
shown in Figure 24 at Point B.
If the rising edge of CS occurs before 14 SCLKs have elapsed, the
conversion is terminated and the SDATA line goes back into
three-state. If 16 SCLKs are used in the cycle, SDATA returns to
three-state on the 16th SCLK falling edge, as shown in Figure 24.
CS going low clocks out the first leading zero to be read in by
the microcontroller or DSP. The remaining data is then clocked
out by subsequent SCLK falling edges beginning with the
second leading zero. Thus, the first falling clock edge on the
serial clock has the first leading zero provided and also clocks
out the second leading zero. The final bit in the data transfer is
valid on the 16th falling edge, having been clocked out on the
previous (15th) falling edge.
In applications with a slower SCLK, it is possible to read in data on
each SCLK rising edge. In this case, the first falling edge of SCLK
clocks out the second leading zero, which could be read in the first
rising edge. However, the first leading zero that was clocked out
when CS went low is missed unless it was not read in the first
falling edge. The 15th falling edge of SCLK clocks out the last bit
and it could be read in the 15th rising SCLK edge.
If CS goes low just after the SCLK falling edge has elapsed, CS
clocks out the first leading zero as before, and it can be read on the
SCLK rising edge. The next SCLK falling edge clocks out the sec-
ond leading zero and it could be read on the following rising edge.
CS
SCLK
SDATA
t2
t6
t3
t4
t7
t5
t8
tCONVERT
tQUIET
ZERO
DB11
DB10
DB2
DB1
DB0
B
THREE-STATE
THREE-
STATE
Z
4 LEADING ZEROS
15
14
13
5
4
3
2
1
16
t1
1/THROUGHPUT
02976-023
Figure 23. AD7920 Serial Interface Timing Diagram
CS
SCLK
SDATA
t2
t6
t3
t4
t7
t5
t8
tCONVERT
tQUIET
ZERO
DB9
DB8
DB0
ZERO
B
THREE-STATE
THREE-
STATE
Z
4 LEADING ZEROS
2 TRAILING ZEROS
15
14
13
5
4
3
2
1
16
t1
1/THROUGHPUT
02976-024
Figure 24. AD7910 Serial Interface Timing Diagram
相关PDF资料
PDF描述
EVAL-AD7910CBZ BOARD EVALUATION FOR AD7910
VI-B32-EY CONVERTER MOD DC/DC 15V 50W
SDR0503-150ML INDUCTOR POWER 15UH 20% SMD
VI-B31-EY CONVERTER MOD DC/DC 12V 50W
MLK1005S4N3S INDUCTOR MULTILAYER 4.3NH 0402
相关代理商/技术参数
参数描述
EVAL-AD7922CB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7922CBZ 功能描述:BOARD EVAL FOR AD7922 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7923CB2 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 200 kSPS, 12-Bit ADC with Sequencer in 16-Lead TSSOP
EVAL-AD7923CBZ 功能描述:BOARD EVAL FOR AD7923 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7927CB 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD. - Bulk