- 您现在的位置：买卖IC网 > PDF目录16587 > EVAL-ADCMP607BCPZ (Analog Devices Inc)BOARD EVAL FOR ADCMP607 12LFCSP PDF资料下载
参数资料
| 型号： | EVAL-ADCMP607BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/16页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADCMP607 12LFCSP |
| 标准包装： | 1 |
| 主要目的： | 比较器，单路 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADCMP607 |
| 主要属性： | CML 兼容输出 |
| 次要属性： | 锁销启用和关机引脚 |
| 已供物品： | 板 |
ADCMP606/ADCMP607
Rev. A | Page 5 of 16
TIMING INFORMATION
Figure 2 illustrates the ADCMP606/ADCMP607 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.
1.1V
50%
VN ± VOS
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
tH
tPDL
tPLOH
tF
VIN
VOD
tS
tPL
50%
Q OUTPUT
tPDH
tPLOL
tR
05
91
7-
0
25
Figure 2. System Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
tF
Output fall time
Amount of time required to transition from a high to a low output as measured at the 20%
and 80% points.
tH
Minimum hold time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
tPDH
Input to output high delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input to output low delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPL
Minimum latch enable pulse width
Minimum time that the latch enable signal must be high to acquire an input signal
change.
tPLOH
Latch enable to output high delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch enable to output low delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tR
Output rise time
Amount of time required to transition from a low to a high output as measured at the 20%
and 80% points.
tS
Minimum setup time
Minimum time before the negative transition of the latch enable signal occurs that an
input signal change must be present to be acquired and held at the outputs.
VOD
Voltage overdrive
Difference between the input voltages VA and VB.
相关PDF资料 |
PDF描述 |
|---|---|
| MCZ33099CEGR2 | IC VREG ALTERNATOR ADAPT 16-SOIC |
| V300B24E150BL3 | CONVERTER MOD DC/DC 24V 150W |
| EVAL-ADCMP602BRMZ | BOARD EVAL FOR ADCMP602 8MSOP |
| MCZ33099CEG | IC VREG ALTERNATOR ADAPT 16-SOIC |
| V300B24E150BG | CONVERTER MOD DC/DC 24V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADCMP608BKSZ | 功能描述:BOARD EVAL FOR ADCMP608 SC70-6 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADCMP609BRMZ | 功能描述:BOARD EVAL FOR ADCMP609 8MSOP RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-ADDIFFAMP-1R | 制造商:Analog Devices 功能描述:EVALUATION BOARD AD7751 - Bulk |
| EVAL-ADDIFFAMP-1RZ | 制造商:Analog Devices 功能描述:EVAL BD DIFFERENTIAL DRVR EVAL BD - Bulk |
| EVAL-ADE5169EBZ-2 | 功能描述:BOARD EVALUATION FOR AD5169 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。