参数资料
型号: EVAL-ADE7878EBZ
厂商: Analog Devices Inc
文件页数: 38/100页
文件大小: 0K
描述: BOARD EVAL FOR ADE7878
标准包装: 1
主要目的: 电源管理,电度表/功率表
嵌入式: 是,DSP
已用 IC / 零件: ADE7878
次要属性: USB 接口
已供物品:
其它名称: Q4472972
Q4684026
Q5015773
ADE7854/ADE7858/ADE7868/ADE7878
PEAK VALUE WRITTEN INTO
IPEAK AT THE END OF FIRST
PEAKCYC PERIOD
END OF FIRST
Data Sheet
thereby ensuring that the first peak detection result is obtained
across a full PEAKCYC period.
PEAKCYC = 16 PERIOD
Overvoltage and Overcurrent Detection
END OF SECOND
PHASE A
CURRENT
PEAKCYC = 16 PERIOD
The ADE7854 / ADE7858 / ADE7868 / ADE7878 detect when the
instantaneous absolute value measured on the voltage and
current channels becomes greater than the thresholds set in the
OVLVL and OILVL 24-bit unsigned registers. If Bit 18 (OV) in
the MASK1 register is set, the IRQ1 interrupt pin is driven low
BIT 24
OF IPEAK
PHASE B
CURRENT
BIT 24 OF IPEAK
CLEARED TO 0 AT
THE END OF SECOND
PEAKCYC PERIOD
in case of an overvoltage event. There are two status flags set
when the IRQ1 interrupt pin is driven low: Bit 18 (OV) in the
STATUS1 register and one of Bits[11:9] (OVPHASE[2:0]) in the
PHSTATUS register to identify the phase that generated the
overvoltage. The Status Bit 18 (OV) in the STATUS1 register
and all Bits[11:9] (OVPHASE[2:0]) in the PHSTATUS register
BIT 25
OF IPEAK
PEAK VALUE WRITTEN INTO
IPEAK AT THE END OF SECOND
PEAKCYC PERIOD
BIT 25 OF IPEAK
SET TO 1 AT THE
END OF SECOND
PEAKCYC PERIOD
are cleared, and the IRQ1 pin is set to high by writing to the
STATUS1 register with the status bit set to 1. Figure 52 presents
overvoltage detection in Phase A voltage.
Figure 51. Peak Level Detection
Figure 51 shows how the ADE78xx records the peak value on the
current channel when measurements on Phase A and Phase B are
enabled (Bit PEAKSEL[2:0] in the MMODE register are 011).
PEAKCYC is set to 16, meaning that the peak measurement
cycle is four line periods. The maximum absolute value of Phase A
is the greatest during the first four line periods (PEAKCYC = 16),
so the maximum absolute value is written into the less signifi-
cant 24 bits of the IPEAK register, and Bit 24 (IPPHASE[0]) of
the IPEAK register is set to 1 at the end of the period. This bit
remains at 1 for the duration of the second PEAKCYC period of
PHASE A
VOLTAGE CHANNEL
OVLVL[23:0]
OVERVOLTAGE
DETECTED
four line cycles. The maximum absolute value of Phase B is the
greatest during the second PEAKCYC period; therefore, the
maximum absolute value is written into the less significant
24 bits of the IPEAK register, and Bit 25 (IPPHASE[1]) in the
IPEAK register is set to 1 at the end of the period.
At the end of the peak detection period in the current channel,
Bit 23 (PKI) in the STATUS1 register is set to 1. If Bit 23 (PKI)
in the MASK1 register is set, the IRQ1 interrupt pin is driven low
at the end of PEAKCYC period and Status Bit 23 (PKI) in the
STATUS1 register is set to 1. In a similar way, at the end of the
peak detection period in the voltage channel, Bit 24 (PKV) in the
STATUS1 register is set to 1. If Bit 24 (PKV) in the MASK1
register is set, the IRQ1 interrupt pin is driven low at the end of
PEAKCYC period and Status Bit 24 (PKV) in the STATUS1
register is set to 1. To find the phase that triggered the interrupt,
one of either the IPEAK or VPEAK registers is read immediately
after reading the STATUS1 register. Next, the status bits are
BIT 18 (OV) OF
STATUS1
STATUS1[18] AND
PHSTATUS[9]
CANCELLED BY A
WRITE OF STATUS1
WITH OV BIT SET.
BIT 9 (OVPHASE)
OF PHSTATUS
Figure 52. Overvoltage Detection
Whenever the absolute instantaneous value of the voltage goes
above the threshold from the OVLVL register, Bit 18 (OV) in
the STATUS1 register and Bit 9 (OVPHASE[0]) in the PHSTATUS
register are set to 1. Bit 18 (OV) of the STATUS1 register and
Bit 9 (OVPHASE[0]) in the PHSTATUS register are cancelled
when the STATUS1 register is written with Bit 18 (OV) set to 1.
The recommended procedure to manage overvoltage events is
the following:
cleared, and the IRQ1 pin is set to high by writing to the
STATUS1 register with the status bit set to 1.
Note that the internal zero-crossing counter is always active. By
setting Bits[4:2] (PEAKSEL[2:0]) in the MMODE register, the
first peak detection result is, therefore, not executed across a full
PEAKCYC period. Writing to the PEAKCYC register when the
PEAKSEL[2:0] bits are set resets the zero-crossing counter,
1.
2.
3.
4.
Enable OV interrupts in the MASK1 register by setting
Bit 18 (OV) to 1.
When an overvoltage event happens, the IRQ1 interrupt
pin goes low.
The STATUS1 register is read with Bit 18 (OV) set to 1.
The PHSTATUS register is read, identifying on which
phase or phases an overvoltage event happened.
Rev. H | Page 38 of 100
相关PDF资料
PDF描述
EVAL-ADE7880EBZ BOARD EVAL FOR ADE7880
EVAL-ADE7953EBZ BOARD EVAL FOR ADE7953
EVAL-ADF4002EBZ1 BOARD EVAL FOR ADF4002
EVAL-ADG788EBZ BOARD EVALUATION FOR ADG788
EVAL-ADM1021AEB BOARD EVAL FOR ADM1021
相关代理商/技术参数
参数描述
EVAL-ADE7880EBZ 功能描述:BOARD EVAL FOR ADE7880 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
EVAL-ADE7880EBZ 制造商:Analog Devices 功能描述:ADE7880, ENERGY METER, 3 PH, SPI, I2C, E
EVAL-ADE7913EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Isolated, Sigma-Delta ADC with SPI
EVAL-ADE7953EBZ 功能描述:BOARD EVAL FOR ADE7953 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-ADF4001EBZ2 制造商:Analog Devices 功能描述:Evaluation Board For Pll Frequency Synthesizer 制造商:Analog Devices 功能描述:ADF4001 PLL SYNTHESIZER EVAL BOARD