参数资料
型号: EVAL-ADF4350EB1Z
厂商: Analog Devices Inc
文件页数: 3/32页
文件大小: 0K
描述: EVALUATION BOARD 1 FOR ADF4350
设计资源: Broadband Low EVM Direct Conversion Transmitter Using LO Divide-by-2 Modulator (CN0144)
标准包装: 1
主要目的: 计时,频率合成器
嵌入式:
已用 IC / 零件: ADF4350
主要属性: 带 VCO 的单路分数-N 和整数-N PLL
次要属性: USB 接口
已供物品: 板,缆线,CD
其它名称: Q4437453
Q4841122
Q5095480
Q5242312
Q5416250
ADF4350
Rev. A | Page 11 of 32
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 16. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed, and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
during power-down.
07
32
5-
0
5
BUFFER
TO R COUNTER
REFIN
100k
NC
SW2
SW3
NO
NC
SW1
POWER-DOWN
CONTROL
Figure 16. Reference Input Stage
RF N DIVIDER
The RF N divider allows a division ratio in the PLL feedback
path. The division ratio is determined by INT, FRAC and MOD
values, which build up this divider.
INT, FRAC, MOD, AND R COUNTER RELATIONSHIP
The INT, FRAC, and MOD values, in conjunction with the
R counter, make it possible to generate output frequencies
that are spaced by fractions of the PFD frequency. See the RF
Synthesizer—A Worked Example section for more information.
The RF VCO frequency (RFOUT) equation is
RFOUT = fPFD × (INT + (FRAC/MOD))
(1)
where RFOUT is the output frequency of external voltage
controlled oscillator (VCO).
INT is the preset divide ratio of the binary 16-bit counter
(23 to 65535 for 4/5 prescaler, 75 to 65,535 for 8/9 prescaler).
MOD is the preset fractional modulus (2 to 4095).
FRAC is the numerator of the fractional division (0 to MOD 1).
fPFD = REFIN × [(1 + D)/(R × (1 + T))]
(2)
where:
REFIN is the reference input frequency.
D is the REFIN doubler bit.
T is the REFIN divide-by-2 bit (0 or 1).
R is the preset divide ratio of the binary 10-bit programmable
reference counter (1 to 1023).
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
FRAC
VALUE
MOD
REG
INT
REG
RF N DIVIDER
N = INT + FRAC/MOD
FROM
VCO OUTPUT/
OUTPUT DIVIDERS
TO PFD
N COUNTER
0
732
5-
0
06
Figure 17. RF INT Divider
INT N MODE
If the FRAC = 0 and DB8 in Register 2 (LDF) is set to 1, the
synthesizer operates in integer-N mode. The DB8 in Register 2
(LDF) should be set to 1 to get integer-N digital lock detect.
R COUNTER
The 10–bit R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock
to the PFD. Division ratios from 1 to 1023 are allowed.
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The phase frequency detector (PFD) takes inputs from the
R counter and N counter and produces an output proportional
to the phase and frequency difference between them. Figure 18
is a simplified schematic of the phase frequency detector. The
PFD includes a fixed delay element that sets the width of the
antibacklash pulse, which is typically 3 ns. This pulse ensures
there is no dead zone in the PFD transfer function, and gives a
consistent reference spur level.
U3
CLR2
Q2
D2
U2
DOWN
UP
HIGH
CP
–IN
N
CHARGE
PUMP
DELAY
CLR1
Q1
D1
U1
07
32
5-
00
7
+I
Figure 18. PFD Simplified Schematic
相关PDF资料
PDF描述
RNF-100-3/8-BK-STK HEATSHRINK RNF-100 3/8"X4' BLK
8726034006 HEAT SHRINK TUBING
KSZ8851-16MLL-EVAL BOARD EVALUATION KSZ8851-16MLL
MLF2012DR15M INDUCTOR MULTILAYER .15UH 0805
0210491067 CABLE JUMPER 1.25MM .203M 35POS
相关代理商/技术参数
参数描述
EVAL-ADF4350EB2Z 功能描述:EVALUATION BOARD 2 FOR ADF4350 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-ADF4351EB1Z 功能描述:BOARD 1 EVAL FOR ADF4351 RoHS:否 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADF4360-0EB1 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Synthesizer and VCO
EVAL-ADF4360-1EB1 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-1
EVAL-ADF4360-1EBZ1 功能描述:BOARD EVALUATION FOR ADF4360-1 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板