- 您现在的位置：买卖IC网 > PDF目录16560 > EVAL-ADF4360-6EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-6 PDF资料下载
参数资料
| 型号： | EVAL-ADF4360-6EBZ1 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-6 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-6 |
| 主要属性： | 带 VCO 的单路整数-N PLL |
| 次要属性： | 1.15GHz，200kHz PFD |
| 已供物品： | 板，线缆，软件 |
| 相关产品： | ADF4360-6BCPZ-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP |
ADF4360-6
Data Sheet
Rev. B | Page 10 of 24
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4360 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. The full truth table is shown in Table 7. Figure 13 shows
the MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital and analog. Digital lock detect is active high. When LDP
in the R counter latch is set to 0, digital lock detect is set high
when the phase error on three consecutive phase detector cycles
is less than 15 ns.
With LDP set to 1, five consecutive cycles of less than 15 ns
phase error are required to set the lock detect. It stays set high
until a phase error of greater than 25 ns is detected on any sub-
sequent PD cycle.
The N-channel open-drain analog lock detect should be operat-
ed with an external pull-up resistor of 10 k nominal. When a
lock has been detected, this output is high with narrow low-
going pulses.
R COUNTER OUTPUT
N COUNTER OUTPUT
DIGITAL LOCK DETECT
DGND
CONTROL
MUX
MUXOUT
DVDD
ANALOG LOCK DETECT
SDOUT
04440-013
Figure 13. MUXOUT Circuit
INPUT SHIFT REGISTER
The ADF4360 family’s digital section includes a 24-bit input
shift register, a 14-bit R counter, and an 18-bit N counter
comprised of a 5-bit A counter and a 13-bit B counter. Data is
clocked into the 24-bit shift register on each rising edge of CLK.
The data is clocked in MSB first. Data is transferred from the
shift register to one of four latches on the rising edge of LE. The
destination latch is determined by the state of the two control
bits (C2, C1) in the shift register. These are the two LSBs—DB1,
DB0—as shown in Figure 2.
The truth table for these bits is shown in Table 5. Table 6 shows
a summary of how the latches are programmed. Note that the
test mode latch is used for factory testing and should not be
programmed by the user.
Table 5. C2 and C1 Truth Table
Control Bits
Data Latch
C2
C1
0
Control Latch
0
1
R Counter
1
0
N Counter (A and B)
1
Test Mode Latch
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 14, to allow a wide frequency range
to be covered without a large VCO sensitivity (KV) and resultant
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated. It
is important that the correct write sequence be followed at pow-
er-up. This sequence is
1. R counter latch
2. Control latch
3. N counter latch
During band select, which takes five PFD cycles, the VCO VTUNE
is disconnected from the output of the loop filter and connected
to an internal reference voltage.
04440-014
0
2.5
2.0
3.0
1.5
1.0
0.5
3.5
1000
900
1400
1300
1200
1100
FREQUENCY (MHz)
VOLTAGE
(V)
Figure 14. Frequency vs. VTUNE, ADF4360-6
The R counter output is used as the clock for the band select logic
and should not exceed 1 MHz. A programmable divider is provid-
ed at the R counter input to allow division by 1, 2, 4, or 8 and is
controlled by Bits BSC1 and BSC2 in the R counter latch. Where
the required PFD frequency exceeds 1 MHz, the divide ratio should
be set to allow enough time for correct band selection.
After band selection, normal PLL action resumes. The nominal
value of KV is 32 MHz/V, or 16 MHz/V if divide-by-2 operation has
been selected (by programming DIV2 [DB22] high in the N coun-
ter latch). The ADF4360 family contains linearization circuitry to
minimize any variation of the product of ICP and KV.
相关PDF资料 |
PDF描述 |
|---|---|
| GMC07DRXN-S734 | CONN EDGECARD 14POS DIP .100 SLD |
| RCM08DCMT-S288 | CONN EDGECARD 16POS .156 EXTEND |
| M1BXA-3036R | IDC CABLE - MSR30A/MC34M/X |
| GCC10DREN-S93 | CONN EDGECARD 20POS .100 EYELET |
| A3AAH-2418M | IDC CABLE - ASC24H/AE24M/ASC24H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADF4360-7EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-7 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| EVAL-ADF4360-7EBZ1 | 制造商:Analog Devices 功能描述:PLL/Frequency Synthesizer EVAL BOARD 制造商:Analog Devices 功能描述:PLL/FREQUENCY SYNTHESIZER EVAL BOARD, Silicon Manufacturer:Analog Devices, Silic 制造商:Analog Devices 功能描述:Eval Board ADF4360 VCO/Freq Synthesizer |
| EVAL-ADF4360-8EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-8 |
| EVAL-ADF4360-8EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| EVAL-ADF4360-9EBZ1 | 功能描述:EVALUATION BOARD FOR ADF4360-9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。