- 您现在的位置：买卖IC网 > PDF目录16560 > EVAL-ADF4360-6EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-6 PDF资料下载
参数资料
| 型号： | EVAL-ADF4360-6EBZ1 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-6 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-6 |
| 主要属性： | 带 VCO 的单路整数-N PLL |
| 次要属性： | 1.15GHz，200kHz PFD |
| 已供物品： | 板，线缆，软件 |
| 相关产品： | ADF4360-6BCPZ-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP |
ADF4360-6
Data Sheet
Rev. B | Page 16 of 24
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-6 after
power-up is:
1. R counter latch
2. Control latch
3. N counter latch
Initial Power-Up
Initial power-up refers to programming the part after the
application of voltage to the AVDD, DVDD, VVCO, and CE pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch. This
interval is necessary to allow the transient behavior of the
ADF4360-6 during initial power-up to have settled.
During initial power-up, a write to the control latch powers up
the part and the bias currents of the VCO begin to settle. If the-
se currents have not settled to within 10% of their steady-state
value and if the N counter latch is then programmed, the VCO
may not be able to oscillate at the desired frequency, which does
not allow the band select logic to choose the correct frequency
band, and the ADF4360-6 may not achieve lock. If the recom-
mended interval is inserted, and the N counter latch is pro-
grammed, the band select logic can choose the correct frequen-
cy band, and the part locks to the correct frequency.
The duration of this interval is affected by the value of the ca-
pacitor on the CN pin (Pin 14). This capacitor is used to reduce
the close-in noise of the ADF4360-6 VCO. The recommended
value of this capacitor is 10 F. Using this value requires an in-
terval of ≥ 5 ms between the latching in of the control latch bits
and latching in of the N counter latch bits. If a shorter delay is
required, this capacitor can be reduced. A slight phase noise
penalty is incurred by this change, which is explained further in
Table 10. CN Capacitance vs. Interval and Phase Noise
CN Value
Recommended Interval between Control Latch and N Counter Latch
Open-Loop Phase Noise @ 10 kHz Offset
10 F
≥ 5 ms
88 dBc
440 nF
≥ 600 s
87 dBc
CLOCK
POWER-UP
DATA
LE
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
04440-020
Figure 16. ADF4360-6 Power-Up Timing
相关PDF资料 |
PDF描述 |
|---|---|
| GMC07DRXN-S734 | CONN EDGECARD 14POS DIP .100 SLD |
| RCM08DCMT-S288 | CONN EDGECARD 16POS .156 EXTEND |
| M1BXA-3036R | IDC CABLE - MSR30A/MC34M/X |
| GCC10DREN-S93 | CONN EDGECARD 20POS .100 EYELET |
| A3AAH-2418M | IDC CABLE - ASC24H/AE24M/ASC24H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADF4360-7EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-7 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| EVAL-ADF4360-7EBZ1 | 制造商:Analog Devices 功能描述:PLL/Frequency Synthesizer EVAL BOARD 制造商:Analog Devices 功能描述:PLL/FREQUENCY SYNTHESIZER EVAL BOARD, Silicon Manufacturer:Analog Devices, Silic 制造商:Analog Devices 功能描述:Eval Board ADF4360 VCO/Freq Synthesizer |
| EVAL-ADF4360-8EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-8 |
| EVAL-ADF4360-8EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| EVAL-ADF4360-9EBZ1 | 功能描述:EVALUATION BOARD FOR ADF4360-9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
发布紧急采购，3分钟左右您将得到回复。