参数资料
| 型号： | EX256-PTQ100 |
| 厂商： | Microsemi SoC |
| 文件页数： | 2/48页 |
| 文件大小： | 0K |
| 描述： | IC FPGA ANTIFUSE 12K 100-TQFP |
| 标准包装： | 90 |
| 系列： | EX |
| 逻辑元件/单元数： | 512 |
| 输入/输出数： | 81 |
| 门数： | 12000 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
eX FPGA Architecture and Characteristics
1-6
Revision 10
Table 1-2 describes the I/O features of eX devices. For more information on I/Os, refer to Microsemi eX,
SX-A, and RT54SX-S I/Os application note.
The eX family supports mixed-voltage operation and is designed to tolerate 5.0 V inputs in each case.
A detailed description of the I/O pins in eX devices can be found in "Pin Description" on page 1-31.
Hot-Swapping
eX I/Os are configured to be hot-swappable. During power-up/down (or partial up/down), all I/Os are
tristated, provided VCCA ramps up within a diode drop of VCCI. VCCA and VCCI do not have to be stable.
during power-up/down, and they do not require a specific power-up or power-down sequence in order to
avoid damage to the eX devices. In addition, all outputs can be programmed to have a weak resistor pull-
up or pull-down for output tristate at power-up. After the eX device is plugged into an electrically active
system, the device will not degrade the reliability of or cause damage to the host system. The device's
output pins are driven to a high impedance state until normal chip operating conditions are reached.
Please see the application note, Microsemi SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing
Applications, which also applies to the eX devices, for more information on hot swapping.
Power Requirements
Power consumption is extremely low for the eX family due to the low capacitance of the antifuse
interconnects. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or
EPROM), making it the lowest-power FPGA architecture available today.
Low Power Mode
The eX family has been designed with a Low Power Mode. This feature, activated with setting the special
LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where
battery life is a primary concern. In this mode, the core of the device is turned off and the device
consumes minimal power with low standby current. In addition, all input buffers are turned off, and all
outputs and bidirectional buffers are tristated when the device enters this mode. Since the core of the
device is turned off, the states of the registers are lost. The device must be re-initialized when returning
to normal operating mode. I/Os can be driven during LP mode. For details, refer to the Design for Low
Power in Microsemi Antifuse FPGAs application note under the section Using the LP Mode Pin on eX
Devices. Clock pins should be driven either HIGH or LOW and should not float; otherwise, they will draw
current and burn power. The device must be re-initialized when exiting LP mode.
Table 1-2 I/O Features
Function
Description
Input
Buffer
Threshold
Selection
5.0V TTL
3.3V LVTTL
2.5V LVCMOS2
Nominal Output Drive
5.0V TTL/CMOS
3.3V LVTTL
2.5V LVCMOS 2
Output Buffer
“Hot-Swap” Capability
I/O on an unpowered device does not sink current
Can be used for “cold sparing”
Selectable on an individual I/O basis
Individually selectable low-slew option
Power-Up
Individually selectable pull ups and pull downs during power-up (default is to power up in
tristate)
Enables deterministic power-up of device
VCCA and VCCI can be powered in any order
相关PDF资料 |
PDF描述 |
|---|---|
| EX256-PTQG100 | IC FPGA ANTIFUSE 12K 100-TQFP |
| A54SX08A-PQ208A | IC FPGA SX 12K GATES 208-PQFP |
| A54SX08A-PQG208A | IC FPGA SX 12K GATES 208-PQFP |
| A40MX04-2PLG84 | IC FPGA MX SGL CHIP 6K 84-PLCC |
| IDT71024S15YGI8 | IC SRAM 1MBIT 15NS 32SOJ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EX256-PTQ100A | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs |
| EX256-PTQ100I | 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:EX 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA（17x17） |
| EX256-PTQ100PP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX256-PTQ128 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
| EX256-PTQ128I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:eX Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。