参数资料
| 型号： | EX256-PTQG100 |
| 厂商： | Microsemi SoC |
| 文件页数： | 29/48页 |
| 文件大小： | 0K |
| 描述： | IC FPGA ANTIFUSE 12K 100-TQFP |
| 标准包装： | 90 |
| 系列： | EX |
| 逻辑元件/单元数： | 512 |
| 输入/输出数： | 81 |
| 门数： | 12000 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
eX Family FPGAs
Revision 10
1-31
Pin Description
CLKA/B
Routed Clock A and B
These pins are clock inputs for clock distribution networks. Input levels are compatible with standard TTL
or LVTTL specifications. The clock input is buffered prior to clocking the R-cells. If not used, this pin must
be set LOW or HIGH on the board. It must not be left floating.
GND
Ground
LOW supply voltage.
HCLK
Dedicated (Hardwired)
Array Clock
This pin is the clock input for sequential modules. Input levels are compatible with standard TTL or
LVTTL specifications. This input is directly wired to each R-cell and offers clock speeds independent of
the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must
not be left floating.
I/O
Input/Output
The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations,
input and output levels are compatible with standard TTL or LVTTL specifications. Unused I/O pins are
automatically tristated by the Designer software.
LP
Low Power Pin
Controls the low power mode of the eX devices. The device is placed in the low power mode by
connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned
OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW.
The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume
normal operation 200
s after the LP pin is driven to a logic LOW. LP pin should not be left floating.
Under normal operating condition it should be tied to GND via 10 k
resistor.
NC
No Connection
This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be
left floating with no effect on the operation of the device.
PRA/PRB, I/O
Probe A/B
The Probe pin is used to output data from any user-defined design node within the device. This
diagnostic pin can be used independently or in conjunction with the other probe pin to allow real-time
diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O
when verification has been completed. The pin’s probe capabilities can be permanently disabled to
protect programmed design confidentiality.
TCK, I/O
Test Clock
Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active
when the TMS pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the
boundary scan state machine reaches the “logic reset” state.
TDI, I/O
Test Data Input
Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS
pin is set LOW (refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan
state machine reaches the “logic reset” state.
TDO, I/O
Test Data Output
Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW
(refer to Table 1-4 on page 1-10). This pin functions as an I/O when the boundary scan state machine
reaches the "logic reset" state. When Silicon Explorer is being used, TDO will act as an output when the
"checksum" command is run. It will return to user I/O when "checksum" is complete.
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX08A-PQ208A | IC FPGA SX 12K GATES 208-PQFP |
| A54SX08A-PQG208A | IC FPGA SX 12K GATES 208-PQFP |
| A40MX04-2PLG84 | IC FPGA MX SGL CHIP 6K 84-PLCC |
| IDT71024S15YGI8 | IC SRAM 1MBIT 15NS 32SOJ |
| A40MX04-2PL84 | IC FPGA MX SGL CHIP 6K 84-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EX256-PTQG100A | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs |
| EX256-PTQG100I | 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:EX 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA（17x17） |
| EX256-PTQG100PP | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:eX Family FPGAs |
| EX256-TQ100 | 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:EX 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA，CSBGA 供应商设备封装:289-CSP（14x14） |
| EX256-TQ100A | 功能描述:IC FPGA ANTIFUSE 12K 100-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:EX 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA，CSBGA 供应商设备封装:289-CSP（14x14） |
发布紧急采购，3分钟左右您将得到回复。