参数资料
型号: EX64-TQG64I
厂商: Microsemi SoC
文件页数: 9/48页
文件大小: 0K
描述: IC FPGA ANTIFUSE 3K 64-TQFP
标准包装: 160
系列: EX
逻辑元件/单元数: 128
输入/输出数: 41
门数: 3000
电源电压: 2.3 V ~ 2.7 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(10x10)
eX Family FPGAs
Revision 10
1-13
Design Considerations
The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Since these
pins are active during probing, critical signals input through these pins are not available while probing. In
addition, the Security Fuse should not be programmed because doing so disables the probe circuitry. It is
recommended to use a series 70
termination resistor on every probe connector (TDI, TCK, TMS, TDO,
PRA, PRB). The 70
series termination is used to prevent data transmission corruption during probing
and reading back the checksum.
Development Tool Support
The eX family of FPGAs is fully supported by both Libero Integrated Design Environment and Designer
FPGA Development software. Libero IDE is a design management environment that streamlines the
design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools
while guiding the user through the design flow, managing all design and log files, and passing necessary
design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL
synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes
Synplify for Microsemi from Synplicity, ViewDraw for Microsemi from Mentor Graphics, ModelSim
HDL Simulator from Mentor Graphics, WaveFormer Lite from SynaptiCAD, and Designer software
from Microsemi. Refer to the Libero IDE flow (located on Microsemi SoC Product Group’s website)
diagram for more information.
Table 1-8 Device Configuration Options for Probe Capability (TRST pin reserved)
JTAG Mode
TRST1
Security Fuse
Programmed
PRA, PRB2
TDI, TCK, TDO2
Dedicated
LOW
No
User I/O3
Probing Unavailable
Flexible
LOW
No
User I/O3
Dedicated
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
Flexible
HIGH
No
Probe Circuit Outputs
Probe Circuit Inputs
Yes
Probe Circuit Secured
Notes:
1. If TRST pin is not reserved, the device behaves according to TRST = HIGH in the table.
2. Avoid using the TDI, TCK, TDO, PRA, and PRB pins as input or bidirectional ports. Since these pins are active during
probing, input signals will not pass through these pins and may cause contention.
3. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. Unused pins are automatically
tristated by Microsemi Designer software.
Figure 1-13 Silicon Explorer II Probe Setup
Serial
Connection
Additional 16 Channels
(Logic Analyzer)
Silicon Explorer II
TDI
TCK
TMS
16 Pin
Connection
22 Pin
Connection
PRA
PRB
TDO
eX FPGAs
相关PDF资料
PDF描述
HSM36DSAS CONN EDGECARD 72POS R/A .156 SLD
BR24S16FVT-WE2 IC EEPROM 16KBIT 400KHZ 8TSSOP
EX64-TQ64I IC FPGA ANTIFUSE 3K 64-TQFP
HMM36DSAS CONN EDGECARD 72POS R/A .156 SLD
A3PN250-ZVQG100I IC FPGA NANO 250K GATES 100-VQFP
相关代理商/技术参数
参数描述
EX-662 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 2M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 2M 制造商:pro-power 功能描述:; Cable Length - Imperial:6.56ft; Cable Length - Metric:2m; Jacket Color:Grey
EX-663 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 3M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 3M 制造商:pro-power 功能描述:; Cable Length - Imperial:9.84ft; Cable Length - Metric:3m; Jacket Color:Grey
EX-664 制造商:Pro-Signal 功能描述:EXTENSION CABLE KVM 5M 制造商:PRO SIGNAL 功能描述:EXTENSION CABLE, KVM, 5M
EX6XL 制造商:Perfectvision 功能描述:PPC WEATHERPROOF F CONNRG6 UNIVERSAL DTV APPROVED 制造商:PERFECT VISION 功能描述:PPC WEATHERPROOF F CONN RG6 UNIVERSAL DTV APPROVED
EX6XL-PLPLUS 制造商:Perfectvision 功能描述:PPC Weatherproof F Compression Connector RG6 Universal Plenum 制造商:PERFECT VISION 功能描述:PPC WEATHERPROOF F CONN RG6 UNIVERSAL PLENUM