- 您现在的位置：买卖IC网 > PDF目录1790 > FAN6208MY (Fairchild Semiconductor)IC CTLR SR SYNC RECT LLC 8-SOIC PDF资料下载
参数资料
| 型号： | FAN6208MY |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 9/18页 |
| 文件大小： | 0K |
| 描述： | IC CTLR SR SYNC RECT LLC 8-SOIC |
| 标准包装： | 2,500 |
| 输出隔离： | 隔离 |
| 输入电压： | 9.3 V ~ 28 V |
| 输出电压： | 12V |
| 功率（瓦特）： | 1W |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOP |
| 包装： | 带卷 (TR) |
V DET
increases fast and switching transition of the primary-
side MOSFETs takes place before
the
turn-off
2V
command of SR is given. To prevent the shoot-through,
FAN6208 has gate-shrink functions. Gate shrink occurs
under three conditions:
t SR-ON-DETL
V GATE
t DETL (n-1) - t DEAD
t DETL (n)
t SR-ON-DETL
V GATE
t DETL (n) - t DEAD
t DETL (n+1)
(a) When insufficient dead time is detected in the
previous switching cycle. When the DETL goes
HIGH within 125 ns of detection window after SR
gate is turned off, the SR gate drive signal in the
next switching cycle is reduced by t SHRINK-DT (about
1.25 μs) to increase the dead time, as shown in
Figure 10. SR Gate Timing Diagram
t SR-ON-DETL
V DET
2V
DETL1
2V
350ns
V DETL1
125ns
t DB t PD
GATE1 150ns 200ns
V GATE
Detection window
V GATE
Shrink
t DETL_LOW (n-1) - t DEAD
t DETL_LOW (n) – t DEAD – t SHRINK
t SR-ON-DETL
t DETL_LOW (n)
t DETL_LOW (n+1)
DETL1
2V
350ns
Figure 12. Gate Shrink by Minimum Dead Time
V DETL1
t DB
t PD
Detection Window
GATE1
150ns 200ns
(b) When the feedback information changes fast.
FAN6208 monitors the current through the opto-
coupler diode by measuring the voltage across the
DETL1
GATE1
350ns
t DB t PD
150ns 200ns
t SR-ON-DETL
V DETL1
2V
resistor in series with the opto-coupler diode, as
depicted in Figure 13. If the feedback current
through the opto-coupler diode increases by more
than 20% of the feedback current of the previous
switching cycle, the SR gate signal is shrunk by
t SHRINK-FD (about 1.4 μs) for t D-SHRINK-FD (about 90 μs),
DETL1
t DB
t PD
V DETL1
2V
LLC
Resonant
Converter
R 2
R 1
GATE1 150ns
200ns
V O
Opto-Couple
Diode
DETL1 GATE1
DETL2 GND
RP
GATE2
Figure 11. DETL Debounce (Blanking) Time
FD
VDD
FAN6208
Gate-Shrink Functions
In normal operation, the turn-off instant is determined by
subtracting a dead time (t DEAD ) from the measured SR
conduction duration of the previous switching cycle, as
shown in Figure 10. This allows proper driving timing for
SR MOSFETS when the converter is in steady state and
the switching frequency does not change much.
However, this control method may cause shoot-through
of SR MOSFETs when the switching frequency
? 2010 Fairchild Semiconductor Corporation
FAN6208 ? Rev. 1.0.4
9
TL431
Figure 13. Typical Application Circuit
www.fairchildsemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| FAN6210MY | IC CTLR RECT SYNC TRIGGER 8-SOIC |
| FAN6300ANY | IC REG CTRLR FLYBK ISO PWM 8-DIP |
| FAN6747WLMY | IC PWM CTLR GREEN MODE 8-SOIC |
| FAN6751MRMY | IC CTLR PWM GREEN MODE 8-SOP |
| FAN6753NY | IC CTLR PWM GREEN MODE 8-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FAN6208MY_12 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Secondary-Side Synchronous Rectifier Controller for LLC Topology |
| FAN-6-20K | 制造商:MERRIMAC 制造商全称:MERRIMAC 功能描述:FIXED COAXIAL ATTENUATORS |
| FAN6210 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Primary-Side Synchronous Rectifier (SR) Trigger Controller for Dual Forward Converter |
| FAN6210_10 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Primary-Side Synchronous Rectifier (SR) Trigger Controller |
| FAN6210MY | 功能描述:初级与次级侧 PWM 控制器 Primary-Side Sync. Rect. Signal Trigger RoHS:否 制造商:ON Semiconductor 输出端数量:1 开关频率:250 KHz 工作电源电压:- 0.3 V to + 28 V 最大工作温度:+ 85 C 最小工作温度:- 5 C 封装 / 箱体:SOIC-8 Narrow 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。