Contents
Paragraph
Number
Title
Page
Number
MOTOROLA
Contents
xiii
6.2
6.3
6.4
6.4.1
6.4.1.1
6.4.1.2
6.4.1.3
6.4.2
6.4.3
6.4.3.1
6.4.3.2
6.4.4
6.5
6.5.1
6.5.2
6.5.2.1
6.5.2.1.1
Real Addressing Mode.......................................................................................6-19
Block Address Translation.................................................................................6-20
Memory Segment Model...................................................................................6-21
Page History Recording.................................................................................6-21
Referenced Bit...........................................................................................6-22
Changed Bit...............................................................................................6-22
Scenarios for Referenced and Changed Bit Recording .............................6-23
Page Memory Protection ...............................................................................6-24
TLB Description............................................................................................6-25
TLB Organization......................................................................................6-25
TLB Entry Invalidation..............................................................................6-26
Page Address Translation Summary..............................................................6-27
Page Table Search Operation.............................................................................6-27
Page Table Search Operation—Conceptual Flow .........................................6-27
Implementation-Specific Table Search Operation.........................................6-31
Resources for Table Search Operations.....................................................6-32
Data and Instruction TLB Miss Address Registers
(DMISS and IMISS)..........................................................................6-34
Data and Instruction TLB Compare Registers (DCMP and ICMP)......6-34
Primary and Secondary Hash Address Registers
(HASH1 and HASH2).......................................................................6-35
Required Physical Address Register (RPA) ..........................................6-35
Software Table Search Operation..............................................................6-36
Flow for Example Exception Handlers .................................................6-37
Code for Example Exception Handlers.................................................6-42
Page Table Updates........................................................................................6-48
Segment Register Updates.............................................................................6-48
6.5.2.1.2
6.5.2.1.3
6.5.2.1.4
6.5.2.2
6.5.2.2.1
6.5.2.2.2
6.5.3
6.5.4
Chapter 7
Instruction Timing
7.1
7.2
7.3
7.3.1
7.3.2
7.3.2.1
7.3.2.2
7.3.2.3
7.3.3
7.3.3.1
7.3.3.2
Terminology and Conventions.............................................................................7-1
Instruction Timing Overview...............................................................................7-3
Timing Considerations.........................................................................................7-8
General Instruction Flow.................................................................................7-8
Instruction Fetch Timing..................................................................................7-9
Cache Arbitration.......................................................................................7-10
Cache Hit...................................................................................................7-10
Cache Miss.................................................................................................7-13
Instruction Dispatch and Completion Considerations...................................7-13
Rename Register Operation.......................................................................7-15
Instruction Serialization.............................................................................7-15
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.