- 您现在的位置：买卖IC网 > PDF目录223866 > GS8672Q38BE-500I (GSI TECHNOLOGY) 2M X 36 QDR SRAM, 0.45 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS8672Q38BE-500I |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件页数： | 18/29页 |
| 文件大小： | 791K |
| 代理商： | GS8672Q38BE-500I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z except CQ.
1
GSI
011
GSI private instruction.
1
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
1
GSI
101
GSI private instruction.
1
GSI
110
GSI private instruction.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.
GS8672Q20/38BE-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 4/2011
25/29
2011, GSI Technology
Preliminary
JTAG Port Recommended Operating Conditions and DC Characteristics
Parameter
Symbol
Min.
Max.
Unit
Notes
Test Port Input Low Voltage
VILJ
–0.3
0.3 * VDD
V
1
Test Port Input High Voltage
VIHJ
0.7 * VDD
VDD +0.3
V
1
TMS, TCK and TDI Input Leakage Current
IINHJ
–300
1
uA
2
TMS, TCK and TDI Input Leakage Current
IINLJ
–1
100
uA
3
TDO Output Leakage Current
IOLJ
–1
1
uA
4
Test Port Output High Voltage
VOHJ
VDD – 0.2
—
V
5, 6
Test Port Output Low Voltage
VOLJ
—
0.2
V
5, 7
Test Port Output CMOS High
VOHJC
VDD – 0.1
—
V
5, 8
Test Port Output CMOS Low
VOLJC
—
0.1
V
5, 9
Notes:
1. Input Under/overshoot voltage must be –1 V < Vi < VDDn +1 V not to exceed 2.4 V maximum, with a pulse width not to exceed 20% tTKC.
2. VILJ ≤ VIN ≤ VDDn
3. 0 V
≤ VIN ≤ VILJn
4. Output Disable, VOUT = 0 to VDDn
5. The TDO output driver is served by the VDD supply.
6. IOHJ = –2 mA
7. IOLJ = + 2 mA
8. IOHJC = –100 uA
9. IOLJC = +100 uA
相关PDF资料 |
PDF描述 |
|---|---|
| GS880F32AGT-5.5IT | 256K X 32 CACHE SRAM, 5.5 ns, PQFP100 |
| GS880F32BGT-7IT | 256K X 32 CACHE SRAM, 7 ns, PQFP100 |
| GSAA07C-Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAC36C-6Q02 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAD28C-Q04 | SNAP ACTING/LIMIT SWITCH, DPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8672T18BE-250 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-250I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T19BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。