- 您现在的位置：买卖IC网 > PDF目录223866 > GS8672Q38BE-500I (GSI TECHNOLOGY) 2M X 36 QDR SRAM, 0.45 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS8672Q38BE-500I |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件页数： | 3/29页 |
| 文件大小： | 791K |
| 代理商： | GS8672Q38BE-500I |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
GS8672Q20/38BE-500/450/400
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 4/2011
11/29
2011, GSI Technology
Preliminary
State Diagram
Power-Up
Read NOP
Load New
Read Address
DDR Read
Write NOP
Load New
Write Address
DDR Write
WRITE
READ
WRITE
READ
WRITE
Always
(Fixed)
Always
(Fixed)
READ
WRITE
Notes:
1. Internal burst counter is fixed as 1-bit linear (i.e., when first address is A0+), next internal burst address is A0+1.
2. “READ” refers to read active status with R = Low, “READ” refers to read inactive status with R = High. The same is
true for “WRITE” and “WRITE”.
3. Read and write state machine can be active simultaneously.
4. State machine control timing sequence is controlled by K.
相关PDF资料 |
PDF描述 |
|---|---|
| GS880F32AGT-5.5IT | 256K X 32 CACHE SRAM, 5.5 ns, PQFP100 |
| GS880F32BGT-7IT | 256K X 32 CACHE SRAM, 7 ns, PQFP100 |
| GSAA07C-Q01 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAC36C-6Q02 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
| GSAD28C-Q04 | SNAP ACTING/LIMIT SWITCH, DPDT, MOMENTARY, 0.1A, 50VDC, PANEL MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8672T18BE-250 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-250I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T18BE-333I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8672T19BE-333 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。